LFEC LATTICE [Lattice Semiconductor], LFEC Datasheet - Page 51

no-image

LFEC

Manufacturer Part Number
LFEC
Description
LatticeECP/EC Family Data Sheet
Manufacturer
LATTICE [Lattice Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LFEC10E
Manufacturer:
LATTICE
Quantity:
19
Part Number:
LFEC10E-3F256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LFEC10E-3F256C
Quantity:
100
Part Number:
LFEC10E-3F256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFEC10E-3F484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFEC10E-3F484I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFEC10E-3FN256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFEC10E-3FN484C
Manufacturer:
EVERSP
Quantity:
26
Part Number:
LFEC10E-4FN256C
Manufacturer:
Lattice
Quantity:
135
Lattice Semiconductor
LatticeECP/EC Internal Timing Parameters
PFU/PFF Logic Mode Timing
t
t
t
t
t
t
t
t
t
t
PFU Memory Mode Timing
t
t
t
t
t
t
t
PIC Timing
PIO Input/Output Buffer Timing
t
t
IOLOGIC Input/Output Timing
t
t
t
t
t
t
t
EBR Timing
t
t
t
t
t
t
t
LUT4_PFU
LUT6_PFU
LSR_PFU
SUM_PFU
HM_PFU
SUD_PFU
HD_PFU
CK2Q_PFU
LE2Q_PFU
LD2Q_PFU
CORAM_PFU
SUDATA_PFU
HDATA_PFU
SUADDR_PFU
HADDR_PFU
SUWREN_PFU
HWREN_PFU
IN_PIO
OUT_PIO
SUI_PIO
HI_PIO
COO_PIO
SUCE_PIO
HCE_PIO
SULSR_PIO
HLSR_PIO
CO_EBR
COO_EBR
SUDATA_EBR
HDATA_EBR
SUADDR_EBR
HADDR_EBR
SUWREN_EBR
Parameter
LUT4 delay (A to D inputs to F output)
LUT6 delay (A to D inputs to OFX output)
Set/Reset to output of PFU
Clock to Mux (M0,M1) input setup time
Clock to Mux (M0,M1) input hold time
Clock to D input setup time
Clock to D input hold time
Clock to Q delay, D-type register configura-
tion
Clock to Q delay latch configuration
D to Q throughput delay when latch is
enabled
Clock to Output
Data Setup Time
Data Hold Time
Address Setup Time
Address Hold Time
Write/Read Enable Setup Time
Write/Read Enable Hold Time
Input Buffer Delay
Output Buffer Delay
Input Register Setup Time (Data Before
Clock)
Input Register Hold Time (Data after Clock)
Output Register Clock to Output Delay
Input Register Clock Enable Setup Time
Input Register Clock Enable Hold Time
Set/Reset Setup Time
Set/Reset Hold Time
Clock to output from Address or Data
Clock to output from EBR output Register
Setup Data to EBR Memory
Hold Data to EBR Memory
Setup Address to EBR Memory
Hold Address to EBR Memory
Setup Write/Read Enable to PFU Memory
Description
Over Recommended Operating Conditions
3-15
-0.06
-0.04
-0.25
-0.06
-0.66
-0.27
-0.30
-0.21
-0.24
-0.34
-0.34
-0.22
Min.
0.08
0.11
0.10
0.37
0.37
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
1
-5
-0.09
-0.02
Max.
0.25
0.55
0.81
0.43
0.54
0.50
0.43
0.56
2.07
0.12
0.82
0.12
3.82
0.74
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
-0.07
-0.04
-0.30
-0.07
-0.79
-0.33
-0.36
-0.25
-0.29
-0.41
-0.41
-0.26
Min.
0.10
0.14
0.12
0.44
0.45
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-4
-0.11
-0.02
Max.
0.31
0.66
0.98
0.51
0.65
0.60
0.51
0.67
2.49
0.14
0.98
0.14
4.58
0.88
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-0.08
-0.05
-0.34
-0.08
-0.92
-0.38
-0.42
-0.29
-0.34
-0.48
-0.48
-0.30
Min.
0.11
0.16
0.14
0.52
0.52
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-3
Max.
-0.13
-0.03
0.36
0.77
1.14
0.60
0.76
0.69
0.60
0.78
2.90
0.17
1.15
0.17
5.34
1.03
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for LFEC