AK4371VN AKM [Asahi Kasei Microsystems], AK4371VN Datasheet - Page 24

• Manufacturer Part Number: AK4371VN
• Description: DAC with built-in PLL & HP-AMP
• Manufacturer: AKM [Asahi Kasei Microsystems]

■
The AK4371 can be placed in external clock mode (EXT mode) by setting the PMPLL bit to “0”. In EXT mode, the
master clock can directly input to the DAC via the MCKI pin without going through the PLL. In this case, the sampling
frequency and MCKI frequency can be selected by FS3-0 bits (Table 11). In EXT mode, PLL4-0 bits are ignored. MCKO
output is enabled by controlling the MCKO bit. MCKO output frequency can be controlled by PS1-0 bits. If the sampling
frequency is changed during normal operation of the DAC (PMDAC bit = “1”), the change should occur after the input is
muted by SMUTE bit = “1”, or the input is set to “0” data.
LRCK and BICK are output from the AK4371 in master mode(Figure 15). The clock input to the MCKI pin should
always be present whenever the DAC is in normal operation (PMDAC bit = “1”). If these clocks are not provided, the
AK4371 may draw excessive current and will not operate properly because it utilizes these clocks for internal dynamic
refresh of registers. If the external clocks are not present, the DAC should be placed in power-down mode (PMDAC bit =
“0”).
The external clocks required to operate the AK4371 in slave mode are MCKI, LRCK and BICK(Figure 16). The master
clock (MCKI) should be synchronized with the sampling clock (LRCK). The phase between these clocks does not matter.
All external clocks (MCKI, BICK and LRCK) should always be present whenever the DAC is in normal operation mode
(PMDAC bit = “1”). If these clocks are not provided, the AK4371 may draw excessive current and will not operate
properly, because it utilizes these clocks for internal dynamic refresh of registers. If the external clocks are not present, the
DAC should be placed in power-down mode (PMDAC bit = “0”).
MS0596-E-00
EXT Mode (PMPLL bit = “0”: Default)
AK4371
AK4371
MCKO
MCKI
BICK
LRCK
SDATA
MCKO
MCKI
BICK
LRCK
SDATA
Figure 15. EXT Master Mode
Figure 16. EXT Slave Mode
256fs, 384fs, 512fs,
768fs or 1024fs
256fs, 384fs, 512fs,
768fs or 1024fs
32fs ~ 64fs
32fs, 64fs
1fs
1fs
- 24 -
MCLK
BCLK
LRCK
SDTO
MCLK
BCLK
LRCK
SDTO
DSP or μP
DSP or μP
[AK4371]
2007/04