STM1403ARMQ6F STMICROELECTRONICS [STMicroelectronics], STM1403ARMQ6F Datasheet

Page 1

Features ■ STM1403 supports FIPS-140 security level 3+ – Four high-impedance physical tamper inputs – Over/under operating voltage detector – Security alarm (SAL) on tamper detection ■ Supervisory functions – Automatic battery switchover – RST output (open drain) – Manual ...

Page 2

Contents Contents 1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 3

STM1403 4.2 Supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 4

List of tables List of tables Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 5

STM1403 List of figures Figure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 6

Description 1 Description The STM1403 family of security supervisors are a low power family of intrusion (tamper) detection chips targeted at manufacturers of POS terminals and other systems, to enable them to meet physical and/or environmental intrusion monitoring requirements as ...

Page 7

STM1403 Figure 1. Logic diagram 1. V only for STM1403A; V REF 2. Normal mode: low when V battery. 3. SAL, RST, PFO, and BLD are open drain. Table 2. Signal names (1) Vccsw MR PFI ...

Page 8

Description Figure 2. QFN16 connections Note: See Section 2: Pin descriptions on page 11 1. Normal mode: low when V battery. 2. SAL, RST, PFO, and BLD are open drain only for STM1403A; V REF Figure 3. Block ...

Page 9

STM1403 Figure 4. Hardware hookup Unregulated Voltage 1. Normal mode: low when V battery. 2. Capacitor (C) is typically ≥ 10 µF. 3. Open drain 4. Diode is required for battery reverse charge protection only for STM1403; V ...

Page 10

Description Figure 6. Tamper pin (TP open typical is 10MΩ. Resistors must be protected against conductive materials. Figure 7. Tamper pin (TP closed typical is 10 MΩ. Resistors must be protected against conductive materials. Figure 8. ...

Page 11

STM1403 2 Pin descriptions See Figure 1: Logic diagram connected to this device. 2.1 SAL, security alarm output (open drain) This signal can be generated when ANY of the following conditions occur: ● V > where V INT ...

Page 12

Pin descriptions 1. STM1403A (V operate in normal mode; 2. STM1403B (V high when this occurs; and 3. STM1403C (V high when this occurs. 2.1.4 BLD, V low voltage detect output (open drain) BAT This is an internally loaded test ...

Page 13

STM1403 2.1.10 V OUT This is the supply voltage output. When V voltage supplied from V OUT V through a p-channel MOSFET switch. When V CC (~2.4 V BAT connected externally to a capacitor ...

Page 14

Operation 3 Operation 3.1 Reset input The STM1403 security supervisor asserts a reset signal to the MCU whenever V below the reset threshold (V RST is guaranteed logic low for 0V < backup battery, RST ...

Page 15

STM1403 Table 3. I/O status in battery backup Pin V Connected to V OUT V Disconnected from V CC PFI Disabled PFO Logic low MR Disabled RST Logic low V Connected to V BAT Vccsw Logic high V Pulled to ...

Page 16

Operation Figure 9. Power-fail comparator waveform RST V SW (2.4V) PFO RST 3.6 Negative-going V The STM1403 devices are relatively immune to negative-going V Figure 23 on page 22 + 0.3 V and ending below the reset ...

Page 17

STM1403 4 Tamper detection 4.1 Physical There are four (4) high-impedance physical tamper detect input pins, 2 normally set to high (NH) and 2 normally set to low (NL). Each input is designed with a glitch immunity (see Table 7 ...

Page 18

Typical operating characteristics 5 Typical operating characteristics Note: Typical values are at T Figure 11. V BAT 220 200 180 160 140 120 100 –60 Figure 12. Supply current vs. temperature (no load ...

Page 19

STM1403 Figure 13. V PFI 1.255 1.250 1.245 1.240 1.235 1.230 1.225 Figure 14. Reset comparator propagation delay vs. temperature –60 Figure 15. Power-up t 215 210 205 200 195 –50 threshold ...

Page 20

Typical operating characteristics Figure 16. Normalized reset threshold vs. temperature Figure 17. PFI to PFO propagation delay vs. temperature –60 Figure 18. RST output voltage vs. supply voltage 3.5 3.0 ...

Page 21

STM1403 Figure 19. RST response time (assertion) 4.0 3.0 2.0 1.0 0.0 Figure 20. Power-fail comparator response time (assertion) 4.0 3.0 2.0 1.0 0.0 Figure 21. Power-fail comparator response time (de-assertion) 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0.0 ...

Page 22

Typical operating characteristics Figure 22 –60 Figure 23. Maximum transient duration vs. reset threshold overdrive 250 200 150 100 22/35 to reset propagation delay vs. temperature –40 –20 ...

Page 23

STM1403 6 Maximum ratings Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions ...

Page 24

DC and AC parameters 7 DC and AC parameters This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests ...

Page 25

STM1403 Table 6. DC and AC characteristics Alter- Sym Description native Operating voltage (2) V BAT V supply current CC (STM1403A) V supply current CC (STM1403B, supply current in CC battery backup mode V ...

Page 26

DC and AC parameters Table 6. DC and AC characteristics (continued) Alter- Sym Description native V V battery backup (Vccsw) OHB OH Pull-up supply voltage (open drain) Power-fail comparator V PFI input threshold PFI PFI hysteresis PFI to PFO propagation ...

Page 27

STM1403 Table 6. DC and AC characteristics (continued) Alter- Sym Description native Reset thresholds (9) V Reset threshold RST t RST pulse width rec Push-button reset input pulse width MLMH RST output ...

Page 28

DC and AC parameters Table 7. Physical and environmental tamper detection levels Sym Parameter V Overvoltage trip level HV V Undervoltage trip level LV SAL propagation delay time (after over/under voltage detection) Trip point for NH physical V HTP tamper ...

Page 29

STM1403 8 Package mechanical data In order to meet environmental requirements, ST offers these devices in ECOPACK packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the ...

Page 30

Package mechanical data Table 8. QFN16 – 16-lead, quad, flat package, no lead body size, mechanical data Symb ddd Ch N Figure 29. QFN16 – ...

Page 31

STM1403 9 Part numbering Table 9. Ordering information scheme (see Example: Device type STM1403: physical, voltage tamper detect V status (SAL = active-low) OUT ON; Vccsw = normal mode OUT ( High-Z; Vccsw ...

Page 32

Part numbering Figure 30. Topside marking information 1. Options codes (for V OUT (for reset threshold (for battery low voltage detect threshold) ...

Page 33

STM1403 10 Revision history Table 10. Document revision history Date Revision 11-Oct-2004 26-Nov-2004 22-Dec-2004 03-Feb-2005 25-Feb-2005 06-May-2005 05-Aug-2005 18-Oct-2005 07-Feb-2007 20-Aug-2008 1 First edition Corrected footprint dimensions; update characteristics (Figure 26, ...

Page 34

STM1403 Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at ...