AT32UC3L064-AUTES ATMEL [ATMEL Corporation], AT32UC3L064-AUTES Datasheet - Page 22

• Manufacturer Part Number: AT32UC3L064-AUTES
• Manufacturer: ATMEL [ATMEL Corporation]

4.3.2.5
4.3.2.6
32099DS–06/2010
Unimplemented Instructions
CPU and Architecture Revision
address exception. Doubleword-sized accesses with word-aligned pointers will automatically be
performed as two word-sized accesses.
The following table shows the instructions with support for unaligned addresses. All other
instructions require aligned addresses.
Table 4-1.
The following instructions are unimplemented in AVR32UC, and will cause an Unimplemented
Instruction Exception if executed:
Three major revisions of the AVR32UC CPU currently exist. The device described in this
datasheet uses CPU revision 3.
The Architecture Revision field in the CONFIG0 system register identifies which architecture
revision is implemented in a specific device.
AVR32UC CPU revision 3 is fully backward-compatible with revisions 1 and 2, ie. code compiled
for revision 1 or 2 is binary-compatible with revision 3 CPUs.
Instruction
ld.d
st.d
• All SIMD instructions
• All coprocessor instructions if no coprocessors are present
• retj, incjosp, popjc, pushjc
• tlbr, tlbs, tlbw
• cache
Instructions with Unaligned Reference Support
Supported Alignment
Word
Word
AT32UC3L016/32/64
22