SE95 PHILIPS [NXP Semiconductors], SE95 Datasheet - Page 14

no-image

SE95

Manufacturer Part Number
SE95
Description
Ultra high accuracy digital temperature sensor and thermal WatchdogE
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SE954
Manufacturer:
DENSO
Quantity:
20 000
Part Number:
SE959LMH-LF
Manufacturer:
OEG
Quantity:
12 000
Company:
Part Number:
SE959LMH-LF
Quantity:
49
Part Number:
SE95D
Manufacturer:
INF
Quantity:
3 520
Part Number:
SE95D
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SE95D
0
Part Number:
SE95DP
Manufacturer:
NXP
Quantity:
16
Part Number:
SE95DP
Manufacturer:
BCD
Quantity:
9 010
Part Number:
SE95DP
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SE95DP,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
Data communication
The communication between the host and the SE95 must strictly
follow the rules as defined by the I
protocols for SE95 register read/write operations are illustrated by
the Figures as follows with these definitions:
1. Before a communication, the I
2. The host must provide SCL clock pulses necessary for the
3. During data transfer, except the Start and Stop signals, the SDA
4. S: Start signal, initiated by the host to start a communication,
5. RS: Re-start signal, same as the Start signal, to start a read
6. P: Stop signal, generated by the host to stop a communication,
2004 Dec 21
Ultra high accuracy digital temperature sensor and
thermal Watchdog
means that the SCL and SDA lines must be both released by all
devices on the bus, and they become HIGH by the bus pull-up
resistors.
communication. Data is transferred in sequence of 9 SCL clock
pulses for every 8-bit data byte followed by 1-bit status of the
acknowledgement.
signal must be stable while the SCL signal is HIGH. It means
that SDA signal can be changed only during the LOW duration
of the SCL line.
the SDA goes from HIGH-to-LOW while the SCL is HIGH.
command that follows a write command.
the SDA goes from LOW-to-HIGH while the SCL is HIGH. The
bus becomes free thereafter.
2
2
C-bus must be free or not busy. It
C-bus management. The
14
7. W: Write bit, when the Write/Read bit = LOW in a write
8. R: Read bit, when the Write/Read bit = HIGH in a read
9. A: Device Acknowledge bit, returned by the SE95. It is LOW if
10. A : Master Acknowledge bit, not returned by the device, but set
11. NA: Not-Acknowledge bit. During this clock period, both the
12. In a write protocol, data is sent from the host to the device and
13. In a read protocol, data is sent to the bus by the device and the
command.
command.
the device works properly and HIGH if not. The host must
release the SDA line during this period in order to give the
device the control on the SDA line.
by the master or host in reading 2-byte data. During this clock
period, the host must set the SDA line to LOW in order to notice
the device that the first byte has been read for the device to
provide the second byte onto the bus.
device and host release the SDA line at the end of a data
transfer, the host is then enabled to generate the Stop signal.
the host controls the SDA line, except during the clock period
when the device sends to the bus the device acknowledgement
signal.
host must release the SDA line during the time that the device is
providing data onto the bus and controlling the SDA line, except
during the clock period when the master sends to the bus the
master acknowledgement signal.
Product data sheet
SE95

Related parts for SE95