M58LT128HSB8ZA6 NUMONYX [Numonyx B.V], M58LT128HSB8ZA6 Datasheet - Page 12

no-image

M58LT128HSB8ZA6

Manufacturer Part Number
M58LT128HSB8ZA6
Description
Manufacturer
NUMONYX [Numonyx B.V]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M58LT128HSB8ZA6
Manufacturer:
ST
Quantity:
10 720
Part Number:
M58LT128HSB8ZA6
Manufacturer:
ST
0
Part Number:
M58LT128HSB8ZA6E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
M58LT128HSB8ZA6E
Manufacturer:
ST
Quantity:
20 000
Part Number:
M58LT128HSB8ZA6F
Manufacturer:
Numonyx/ST Micro
Quantity:
135
Part Number:
M58LT128HSB8ZA6F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Signal descriptions
2
2.1
2.2
2.3
2.4
2.5
2.6
12/110
Signal descriptions
See
connected to this device.
Address inputs (A0-A22)
The Address Inputs select the cells in the memory array to access during Bus Read
operations. During Bus Write operations they control the commands sent to the command
interface of the Program/Erase Controller.
Data inputs/outputs (DQ0-DQ15)
The Data I/O output the data stored at the selected address during a Bus Read operation or
input a command or the data to be programmed during a Bus Write operation.
Chip Enable (E)
The Chip Enable input activates the memory control logic, input buffers, decoders and
sense amplifiers. When Chip Enable is at V
mode. When Chip Enable is at V
impedance and the power consumption is reduced to the standby level.
Output Enable (G)
The Output Enable input controls data outputs during the Bus Read operation of the
memory.
Write Enable (W)
The Write Enable input controls the Bus Write operation of the memory’s Command
Interface. The data and address inputs are latched on the rising edge of Chip Enable or
Write Enable whichever occurs first.
Reset (RP)
The Reset input provides a hardware reset of the memory. When Reset is at V
memory is in reset mode: the outputs are high impedance and the current consumption is
reduced to the Reset Supply Current I
for the value of I
Register is reset. When Reset is at V
Reset mode the device enters Asynchronous Read mode, but a negative transition of Chip
Enable or Latch Enable is required to ensure valid data outputs.
Figure 1: Logic diagram
DD2.
After Reset, all blocks are in the protected state and the Configuration
and
IH
Table 1: Signal
the memory is deselected, the outputs are high
IH
DD2
, the device is in normal operation. When exiting
. Refer to
IL
and Reset is at V
names, for a brief overview of the signals
Table 20: DC characteristics -
M58LT128HST, M58LT128HSB
IH
the device is in active
IL
, the
currents,

Related parts for M58LT128HSB8ZA6