M24C02 STMICROELECTRONICS [STMicroelectronics], M24C02 Datasheet - Page 6

no-image

M24C02

Manufacturer Part Number
M24C02
Description
16Kbit, 8Kbit, 4Kbit, 2Kbit and 1Kbit Serial I2C Bus EEPROM
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24C02
Manufacturer:
ST
Quantity:
1 449
Part Number:
M24C02
Manufacturer:
ST
0
Part Number:
M24C02
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C02 1
Manufacturer:
ST
0
Part Number:
M24C02 6
Manufacturer:
ST
0
Part Number:
M24C02-6
Manufacturer:
ST
0
Part Number:
M24C02-BN6
Manufacturer:
ST
0
Part Number:
M24C02-BN6
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C02-DRMN3TP/K
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C02-FMC6TG
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C02-FMC6TG
0
Company:
Part Number:
M24C02-FMC6TG
Quantity:
9 000
Summary description
1
6/33
Summary description
These I²C-compatible electrically erasable programmable memory (EEPROM) devices are
organized as 2048/1024/512/256/128 x 8 (M24C16, M24C08, M24C04, M24C02 and
M24C01).
In order to meet environmental requirements, ST offers these devices in ECOPACK®
packages.
ECOPACK® packages are Lead-free and RoHS compliant.
ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.
Figure 1.
I²C uses a two-wire serial interface, comprising a bi-directional data line and a clock line.
The devices carry a built-in 4-bit Device Type Identifier code (1010) in accordance with the
I²C bus definition.
The device behaves as a slave in the I²C protocol, with all memory operations synchronized
by the serial clock. Read and Write operations are initiated by a Start condition, generated
by the bus master. The Start condition is followed by a Device Select Code and Read/Write
bit (RW) (as described in
When writing data to the memory, the device inserts an acknowledge bit during the 9
time, following the bus master’s 8-bit transmission. When data is read by the bus master, the
bus master acknowledges the receipt of the data byte in the same way. Data transfers are
terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.
Table 2.
E0, E1, E2
SDA
SCL
WC
V
V
CC
SS
Logic diagram
Signal names
Table
E0-E2
SCL
WC
3), terminated by an acknowledge bit.
Chip Enable
Serial Data
Serial Clock
Write Control
Supply Voltage
Ground
3
V CC
V SS
M24Cxx
M24C16, M24C08, M24C04, M24C02, M24C01
AI02033
SDA
th
bit

Related parts for M24C02