AT88SA100S-SH-CZ-T ATMEL [ATMEL Corporation], AT88SA100S-SH-CZ-T Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
AT88SA100S-SH-CZ-T
Manufacturer Part Number
AT88SA100S-SH-CZ-T
Description
Atmel CryptoAuthentication Battery Authentication Chip
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet
1.AT88SA100S-SH-CZ-T.pdf
(24 pages)
4.
AC Parameters
Table 4-1.
Parameter
Wake low
duration
Wake Delay
to Data
Comm.
Start pulse
duration
Zero
transmission
high pulse
Zero
transmission
low pulse
Bit time
Turn around
delay
High side
glitch filter @
active
Low side
glitch filter @
active
Low side
glitch filter @
sleep
Io timeout
Watchdog
reset
AC Parameters
Symbol
t
t
t
t
t
t
t
TURNAROUND
t
t
t
t
t
WLO
WHI
START
ZHI
ZLO
BIT
HIGNORE_A
LIGNORE_A
LIGNORE_S
TIMEOUT
WATCHDOG
Direction
To Atmel
CryptoAuthentication
To Atmel
CryptoAuthentication
To Atmel
CryptoAuthentication
From
CryptoAuthentication
To Atmel
CryptoAuthentication
From Atmel
CryptoAuthentication
To Atmel
CryptoAuthentication
From Atmel
CryptoAuthentication
To Atmel
CryptoAuthentication
From Atmel
CryptoAuthentication
From Atmel
CryptoAuthentication
To Atmel
CryptoAuthentication
To Atmel
CryptoAuthentication
To Atmel
CryptoAuthentication
To Atmel
CryptoAuthentication
To Atmel
CryptoAuthentication
To Atmel
CryptoAuthentication
Min
15µs
500
2.5
4.1
4.6
4.1
4.6
4.1
4.6
60
37
41
28
45
45
45
3
Typ
4.34
4.34
4.34
6.0
6.0
6.0
39
54
60
65
4
Max
45ms
4.56
4.56
4.56
8.6
8.6
8.6
5.7
45
78
95
85
-
-
Atmel AT88SA100S [DATASHEET]
Uni
t
ms
ms
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
ns
ns
ns
s
Notes
Signal can be stable in either high or
low levels during extended sleep
intervals.
Signal should be stable high for this
entire duration. t
t
sleep.
If the bit time exceeds t
Atmel CryptoAuthentication will enter
sleep mode and the Wake token must
be resent.
Atmel CryptoAuthentication will initiate
the first low going transition after this
time interval following the end of the
Transmit flag
After Atmel CryptoAuthentication
transmits the last bit of a block, system
must wait this interval before sending
the first bit of a flag
Pulses shorter than this in width will be
ignored by the chip, regardless of its
state when active
Pulses shorter than this in width will be
ignored by the chip, regardless of its
state when active
Pulses shorter than this in width will be
ignored by the chip when in sleep mode
Refer to Section 5.4.1
Max. time from Wake until chip is forced
into Sleep mode
See Watchdog Failsafe, Section 5.5
TIMEOUT
or the chip will transition to
8558F−CRYPTO−9/11
WHI
must not exceed
TIMEOUT
then the
7