25LC160B-E/SNG MICROCHIP [Microchip Technology], 25LC160B-E/SNG Datasheet - Page 12
![no-image](/images/no-image-200.jpg)
25LC160B-E/SNG
Manufacturer Part Number
25LC160B-E/SNG
Description
16K SPI Bus Serial EEPROM
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet
1.25LC160B-ESNG.pdf
(24 pages)
25XX160A/B
2.7
The following protection has been implemented to
prevent inadvertent writes to the array:
• The write enable latch is reset on power-up
• A write enable instruction must be issued to set
• After a byte write, page write or STATUS register
• CS must be set high after the proper number of
• Access to the array during an internal write cycle
TABLE 2-1:
DS21807C-page 12
x = don’t care
the write enable latch
write, the write enable latch is reset
clock cycles to start an internal write cycle
is ignored and programming is continued
(SR bit 1)
WEL
0
1
1
1
Data Protection
WRITE-PROTECT FUNCTIONALITY MATRIX
(SR bit 7)
WPEN
x
0
1
1
1 (high)
0 (low)
(pin 3)
WP
x
x
Protected Blocks
Protected
Protected
Protected
Protected
2.8
The 25XX160A/B powers on in the following state:
• The device is in low-power Standby mode
• The write enable latch is reset
• SO is in high-impedance state
• A high-to-low-level transition on CS is required to
(CS = 1)
enter active state
Unprotected Blocks
Power-On State
Protected
Writable
Writable
Writable
© 2006 Microchip Technology Inc.
STATUS Register
Protected
Protected
Writable
Writable