P82B96T PHILIPS [NXP Semiconductors], P82B96T Datasheet - Page 8

no-image

P82B96T

Manufacturer Part Number
P82B96T
Description
Dual bidirectional bus buffer
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P82B96T
Manufacturer:
NXP
Quantity:
34
Part Number:
P82B96TD
Manufacturer:
NXP Semiconductors
Quantity:
27 208
Part Number:
P82B96TD
Manufacturer:
NXP
Quantity:
100
Part Number:
P82B96TD
Manufacturer:
NXP
Quantity:
1 000
Part Number:
P82B96TD
Manufacturer:
PHILIPS
Quantity:
1 000
Part Number:
P82B96TD
Manufacturer:
PHI
Quantity:
35
Part Number:
P82B96TD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
P82B96TD
0
Part Number:
P82B96TD,118
Manufacturer:
AD
Quantity:
8 566
Part Number:
P82B96TD,118
Manufacturer:
NXP
Quantity:
500
Part Number:
P82B96TD.118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
P82B96TD/S410
Manufacturer:
NXP
Quantity:
28 000
Part Number:
P82B96TD/S900
Manufacturer:
TI
Quantity:
2 898
Part Number:
P82B96TD/S910
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
Table 5.
T
[1]
[2]
[3]
[4]
[5]
P82B96_6
Product data sheet
Symbol
T
V
V
to V
T
V
V
to V
Input capacitance
C
amb
fall delay
rise delay
Rx
Sx
Rx
Sx
i
, V
, V
Sy
Sy
Limit data for +125 C applies to P82B96TD/S410 version. It is guaranteed by design/characterization, but not by 100 % test.
The minimum value requirement for pull-up current, 200 A, guarantees that the minimum value for V
the minimum V
While the tolerances on absolute levels allow a small probability the LOW from one Sx output is recognized by an Sx input of another
P82B96, this has no consequences for normal applications. In any design the Sx pins of different ICs should never be linked because
the resulting system would be very susceptible to induced noise and would not support all I
The output logic LOW depends on the sink current. For scaling, see Application Note AN255 .
The input logic threshold is independent of the supply voltage.
The fall time of V
The fall time of V
The rise time of V
The rise time of V
to
to
= +25 C; voltages are specified with respect to GND with V
Ry
Ry
Characteristics
Parameter
buffer time delay on
falling input between
V
threshold, and V
output falling 50 %
buffer time delay on
rising input between
V
threshold, and V
output reaching 50 %
V
input capacitance
Rx
Rx
CC
= input switching
= input switching
Sx
Tx
Sx
input HIGH level to eliminate any possibility of latching. The specified difference is guaranteed by design within any IC.
Tx
Sx
from 5 V to 2.5 V in the test is approximately 15 ns.
from 5 V to 2.5 V in the test is approximately 50 ns.
from 0 V to 2.5 V in the test is approximately 20 ns.
from 0.9 V to 2.5 V in the test is approximately 70 ns.
…continued
Sx
Sx
Conditions
R
no capacitive load;
V
R
no capacitive load;
V
effective input
capacitance of any
signal pin measured
by incremental bus
rise times
CC
CC
Sx
Sx
pull-up = 1500 ;
pull-up = 1500 ;
= 5 V
= 5 V
Rev. 06 — 31 January 2008
CC
= 5 V, unless otherwise specified.
Min
-
-
-
T
amb
Typ
250
270
= +25 C
-
2
C-bus operating modes.
Max
7
-
-
Dual bidirectional bus buffer
Sx
output LOW will always exceed
T
amb
Min
-
-
-
+125 C
= 40 C to
© NXP B.V. 2008. All rights reserved.
P82B96
[1]
Max
7
-
-
Unit
ns
ns
pF
8 of 28

Related parts for P82B96T