ADUC702 AD [Analog Devices], ADUC702 Datasheet - Page 34

• Manufacturer Part Number: ADUC702
• Description: Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
• Manufacturer: AD [Analog Devices]

ADuC702x Series
*
Command Sequence for executing a Mass Erase
FEEADR = 0x800;
FEECON=0x01;
while (!(FEESTA & 0x01)){}
FEECON=0x04;
FEEDAT=0x06;
FEECON=0x06;
Bit
31
30-0
EXECUTION TIME FROM SRAM AND
FLASH/EE
This chapter describes SRAM and Flash/EE access times during
execution for applications where execution time is critical.
Execution from SRAM
Fetching instructions from SRAM takes one clock cycle as the
access time of the SRAM is 2ns and a clock cycle is 22ns
minimum. However, if the instruction involve reading or
writing data to memory, one extra cycle must be added if the
data is in SRAM, or three cycle if the data is in Flash/EE, one
cycle to execute the instruction and two cycles to get the 32-bit
data from Flash/EE. A control flow instruction, for example a
branch instruction will take one cycle to fetch but also two cycle
to fill the pipeline with the new instructions.
0x06*
0x07
0x08
0x09
0x0A
0x0B
0x0C
0x0D
0x0E
0x0F
The FEECON will always read 0x07 immediately after execution of any of these commands.
Mass erase
Burst read
Burst read-
write
Erase Burst
read-write
Burst
termination
Signature
Protect
Reserved
Reserved
Ping
Description
Read protection
Cleared by user to protect all code
Set by user to allow reading the code
Write protection for pages 123 to 120, for pages 119 to 116… and for pages 0 to 3
Cleared by user to protect the pages in writing
Set by user to allow writing the pages
Erase 62kByte of user space. The 2kByte of kernel are protected. This operation takes 2.48s To prevent
accidental execution a command sequence is required to execute this instruction, this is described below.
Default command. No write is allowed. This operation takes 2 cycles
Write can handle a maximum of 8 data of 16 bits and takes a maximum of 8 x 20 µs
Will automatically erase the page indexed by the write, allow to write pages without running an erase
command. This command takes 20 ms to erase the page + 20 µs per data to write
Stops the running burst to allow execution from Flash/EE immediately
Give a signature of the 64kBytes of Flash/EE in the 24-bit FEESIGN MMR. This operation takes 32778 clock
cycles.
erase (0x06) or with the key
Reserved
Reserved
No operation, interrupt generated
This command can be run only once. The value of FEEPRO is saved and can be removed only with a mass
//Any address
//Read command
//Wait for read
//Verify Command
//Mass erase enable
//Mass erase command
Table 15: FEEPRO and FEEHIDE MMR bit designations
Rev. PrB | Page 34 of 80
Execution from Flash/EE
Because the Flash/EE width is 16-bit and access time for 16-bit
words is 22ns, execution from Flash/EE cannot be done in one
cycle as from SRAM when CD bit =0. Also some dead times are
needed before accessing data for any value of CD bits.
In ARM mode, where instructions are 32 bits, two cycles are
needed to fetch any instruction when CD = 0 and in Thumb
mode, where instructions are 16 bits, one cycle is needed to
fetch any instruction.
Timing is identical in both mode when executing instructions
that involve using the Flash/EE for data memory. If the
instruction to be executed is a control flow instruction, an extra
cycle is needed to decode the new address of the program
counter and then four cycles are needed to fill the pipe-line. A
data processing instruction involving only core register doesn’t
require any extra clock cycle but if it involves data in Flash/EE,
an extra clock cycle is needed to decode the address of the data
and two cycles to get the 32-bit data from Flash/EE. An extra
Preliminary Technical Data