STA016 STMICROELECTRONICS [STMicroelectronics], STA016 Datasheet - Page 23

no-image

STA016

Manufacturer Part Number
STA016
Description
MPEG 2.5 LAYER III AUDIO DECODER SUPPORTING CD-ROM CAPABILITY
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STA016A
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STA016A
Manufacturer:
ST
0
Part Number:
STA016A13TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STA016A13TR
Manufacturer:
ST
0
Part Number:
STA016AP
Manufacturer:
STMicroelectronics
Quantity:
10 000
6.7.9
Address : 0x62 (98)
Type : RW - DEC
Software Reset : 0
Description :
If INPUT_CONF == 1, those registers are used to
configure the MASK to be appllied to CD_LRCK &
BS_LRCK phase 1 & 2.
6.7.10
Address : 0x63 (99)
Type : RW - DEC
Software Reset : 0
Description :
If INPUT_CONF == 1, this register is used to config-
urate the size of the data to be received by CD & BS
input interfaces in audio mode. Max is 32.
6.7.11
Address : 0x64 (100)
Type : RW - DEC
Software Reset : 0
Description :
See I_AUDIO_CONFIG_11 register description.
MA31 MA30 MA29 MA28 MA27 MA26 MA25 MA24
DV7
DL7
b7
b7
b7
– if MAi set to 0, then bit i of both phases is not
– if MAi set to 1, then bit i of both phases is re-
received.
ceived.
DL6
DV6
b6
b6
b6
I_AUDIO_CONFIG_8 :
I_AUDIO_CONFIG_9 :
I_AUDIO_CONFIG_10 :
DV5
DL5
b5
b5
b5
DL4
DV4
b4
b4
b4
DV3
DL3
b3
b3
b3
DL2
DV2
b2
b2
b2
DV1
DL1
b1
b1
b1
DL0
DV0
b0
b0
b0
6.7.12 II_AUDIO_CONFIG_11 :
Address : 0x65 (101)
Type : RW - DEC
Software Reset : 0
Description :
If INPUT_CONF == 1, those registers are used to
create BCK if configurated in output (so if CF2=1 &
CF5=1): then value of DV[15:0] is the divider factor to
be applied to the selected clock (CF11 select either
SYSCLK or PCMCLK) to create BCK.
Note : value 0 & 1 correspond to a bypass of the di-
viders.
6.8 BSB_CONFIGURATION registers
6.8.1
Address : 0x59 (89)
Type : WO - DEC
Software Reset : 0
Description :
This register manage the polarity of the data REQ
signal DREQ of the BS input interface.
If set to 0, data are requested when REQ = 0.
If set to 1, data are requested when REQ = 1.
6.8.2
Address : 0x5A (90)
Type : RW - DEC
Software Reset : 0
Description :
DV15 DV14 DV13 DV12 DV11 DV10 DV9
b7
b7
b7
description
POL_REQ :
INPUT_CONF :
b6
b6
b6
b5
b5
b5
b4
b4
b4
b3
b3
b3
b2
b2
b2
STA016A
b1
b1
b1
DV8
23/43
b0
b0
b0

Related parts for STA016