MPC870 FREESCALE [Freescale Semiconductor, Inc], MPC870 Datasheet - Page 51

no-image

MPC870

Manufacturer Part Number
MPC870
Description
Hardware Specifications
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC870CVR133
Manufacturer:
Freescale
Quantity:
560
Part Number:
MPC870CVR133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC870CVR66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC870CZT133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC870CZT133
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC870CZT66
Manufacturer:
MOT
Quantity:
12 388
Part Number:
MPC870CZT66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC870CZT66
Quantity:
100
Company:
Part Number:
MPC870CZT66
Quantity:
20
Part Number:
MPC870VR133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC870VR133
Manufacturer:
FREE
Quantity:
20 000
Part Number:
MPC870VR66
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC870VR80
Manufacturer:
Freescale
Quantity:
679
CPM Electrical Characteristics
51
1
2
3
4
The ratio SyncCLK/L1RCLKB must be greater than 2.5/1.
These specs are valid for IDL mode only.
Where P = 1/CLKOUT. Thus for a 25-MHz CLKO1 rate, P = 40 ns.
These strobes and TxD on the first bit of the frame become valid after the L1CLKB edge or L1SYNCB, whichever
Num
78A
80A
83a
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
comes later.
L1RSYNCB, L1TSYNCB rise/fall time
L1RXDB valid to L1CLKB edge (L1RXDB setup time)
L1CLKB edge to L1RXDB invalid (L1RXDB hold time)
L1CLKB edge to L1ST1 and L1ST2 valid
L1SYNCB valid to L1ST1 and L1ST2 valid
L1CLKB edge to L1ST1 and L1ST2 invalid
L1CLKB edge to L1TXDB valid
L1TSYNCB valid to L1TXDB valid
L1CLKB edge to L1TXDB high impedance
L1RCLKB, L1TCLKB frequency (DSC =1)
L1RCLKB, L1TCLKB width low (DSC =1)
L1RCLKB, L1TCLKB width high (DSC = 1)
L1CLKB edge to L1CLKOB valid (DSC = 1)
L1RQB valid before falling edge of L1TSYNCB
L1GRB setup time
L1GRB hold time
L1CLKB edge to L1SYNCB valid (FSD = 00) CNT = 0000, BYT = 0,
DSC = 0)
L1CLKB edge to L1RSYNCB, L1TSYNCB, invalid (SYNC hold time)
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
2
MPC875/MPC870 Hardware Specifications, Rev. 3.0
Characteristic
Table 21. SI Timing (continued)
4
4
3
4
P + 10
P + 10
35.00
17.00
13.00
10.00
10.00
10.00
10.00
10.00
42.00
42.00
0.00
1.00
All Frequencies
Min
SYNCCLK
16.00 or
15.00
45.00
45.00
45.00
55.00
55.00
42.00
30.00
Max
0.00
Freescale Semiconductor
/2
L1TCLK
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for MPC870