XC4VFX140 XILINX [Xilinx, Inc], XC4VFX140 Datasheet - Page 32

no-image

XC4VFX140

Manufacturer Part Number
XC4VFX140
Description
Platform Flash In-System Programmable Configuration PROMS
Manufacturer
XILINX [Xilinx, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX140-10FF1517C
Manufacturer:
XILINX
0
Part Number:
XC4VFX140-10FF1517I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX140-10FF1517I
Manufacturer:
XILINX
0
Part Number:
XC4VFX140-10FF1704C
Manufacturer:
XILINX
0
Part Number:
XC4VFX140-10FFG1517C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX140-10FFG1517I
Manufacturer:
XILINX
Quantity:
214
Part Number:
XC4VFX140-11FF1517C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
XC4VFX140-11FF1517C
Quantity:
120
Part Number:
XC4VFX140-11FFG1517C
Manufacturer:
XILINX
Quantity:
251
DS123 (v2.9) May 09, 2006
Notes:
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. When decompression is enabled, the CLKOUT signal becomes a controlled clock output. When decompressed data is available, CLKOUT
11. When JTAG CONFIG command is issued, PROM will drive CF Low for at least the T
T
T
T
HXT
SRV
HRV
Symbol
AC test load = 50 pF for XCF01S/XCF02S/XCF04S; 30 pF for XCF08P/XCF16P/XCF32P.
Float delays are measured with 5 pF AC loads.Transition is measured at ±200 mV from steady-state active levels.
Guaranteed by design, not tested.
All AC parameters are measured with V
If T
If T
This is the minimum possible T
at 3.3V, if FPGA Data setup time = 15 ns, then the actual T
The delay before the enabled CLKOUT signal begins clocking data out of the device is dependent on the clocking configuration. The delay
before CLKOUT is enabled will increase if decompression is enabled.
Slower CLK frequency option may be required to meet the FPGA data sheet setup time.
will toggle at ½ the source clock frequency (either ½ the selected internal clock frequency or ½ the external CLK input frequency). When
decompressed data is not available, the CLKOUT pin is parked High. If CLKOUT is used, then it must be pulled High externally using a 4.7kΩ
pull-up to V
HCE
HOE
High < 2 µs, T
Low < 2 µs, T
R
EN_EXT_SEL hold time from CF, CE, or OE/RESET when V
EN_EXT_SEL hold time from CF, CE, or OE/RESET when V
REV_SEL setup time to CF, CE, or OE/RESET when V
REV_SEL setup time to CF, CE, or OE/RESET when V
REV_SEL hold time from CF, CE, or OE/RESET when V
REV_SEL hold time from CF, CE, or OE/RESET when V
CCO
.
CE
OE
= 2 µs.
= 2 µs.
CYCO
. Actual T
IL
= 0.0V and V
CYCO
Description
= T
CCDD
IH
= 3.0V.
www.xilinx.com
Platform Flash In-System Programmable Configuration PROMS
CYCO
+ FPGA Data setup time. Example: With the XCF32P in serial mode with V
= 25 ns +15 ns = 40 ns.
CCO
CCO
CCO
CCO
= 3.3V or 2.5V
= 1.8V
CCO
CCO
= 3.3V or 2.5V
= 1.8V
= 3.3V or 2.5V
= 1.8V
HCF
minimum.
XCF08P, XCF16P,
Min
300
300
300
300
300
300
XCF32P
Max
Units
ns
ns
ns
ns
ns
ns
CCO
32

Related parts for XC4VFX140