SAA7199BWP PHILIPS [NXP Semiconductors], SAA7199BWP Datasheet - Page 14

no-image

SAA7199BWP

Manufacturer Part Number
SAA7199BWP
Description
Digital Video Encoder DENC GENLOCK-capable
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAA7199BWP
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
Note
1. Field blanking (Figs 11 and 12): normally, video to be encoded should not become active after the active edge of
Table 8 Input formats
Table 9 Select mode
1996 Sep 27
IEPI
RTSC
RTIN
RTCE
Index 0C
CHPS7 to CHPS0
Index 0D
FSC7 to FSC0
Index 0E CLCK
STD3 to STD0
MOD1
Digital Video Encoder (DENC)
GENLOCK-capable
FMT2
VSN or CSYN before line 22.5 at 50 Hz (line 18 at 60 Hz). Total internal field blanking is 11 lines at 50 Hz (13 lines
at 60 Hz).
0
0
0
0
1
1
1
1
0
0
1
1
BIT
MOD0
FMT1
0
0
1
1
0
0
1
1
0
1
0
1
polarity of external PAL-ID signal (H/2 signal) from RTCI input (pin 57): 0 = not inverted;
1 = inverted
Real time select control: 0 = real time control HPLL increment is selected, which means,
information concerning actual clock frequency from the digital colour decoder is received
(SAA7151B or SAA7191B); the corresponding subcarrier frequency is calculated; 1 = real time
control FSC increment with PAL-ID is selected, which means, information concerning actual
subcarrier frequency and PAL-ID from the digital colour decoder is received (SAA7151B or
SAA7191B).
select real time control input: 0 = pin 57 is input for RTCI signal; 1 = pin 57 is port output GPSW
real time control enabled: 0 = disabled; 1 = enabled (RTIN = 0)
phase adjustment between chrominance output signal and reference: 00 to FF equals
0 to 358.59375 degrees in steps of 1.40625 degrees
fine adjustment of subcarrier frequency in non-GENLOCK modes: 00 to 7F increasing and
FF to 80 decreasing equal approximately to 450
lock to external chrominance (to be read): 0 = possible; 1 = not possible
colour encoding standards; see Table 12
status bits to be read via I
status bits to be read by microcontroller: all registers from 00 up to 0F can be read via
MPU-bus, read only bits are OEF, HCLK (index 04) and CLCK (index 0E)
GENLOCK mode
stand alone mode
slave mode
test mode
FMT0
0
1
0
1
0
1
0
1
YUV 4 : 1 : 1 format; DMSD2 compatible
YUV 4 : 1 : 1 format; customized
YUV 4 : 2 : 2 format; DMSD2 compatible
YUV 4 : 2 : 2 format; customized
YUV 4 : 4 : 4 format
RGB 4 : 4 : 4 format
reserved
8-bit indexed colour
2
C-bus: see Table 15
14
FUNCTION
MODE
FORMAT
10
-6
of the subcarrier frequency in 256 steps
Product specification
SAA7199B

Related parts for SAA7199BWP