PCA9575HF NXP [NXP Semiconductors], PCA9575HF Datasheet - Page 21

• Manufacturer Part Number: PCA9575HF
• Description: 16-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt
• Manufacturer: NXP [NXP Semiconductors]

NXP Semiconductors
PCA9575_3
Product data sheet
Fig 11. System configuration
SDA
SCL
TRANSMITTER/
RECEIVER
MASTER
8.3 Acknowledge
The number of data bytes transferred between the START and the STOP conditions from
transmitter to receiver is not limited. Each byte of eight bits is followed by one
acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter,
whereas the master generates an extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of
each byte. Also a master must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter. The device that acknowledges has to
pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable
LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold
time must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event, the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
Fig 12. Acknowledgement on the I
RECEIVER
SLAVE
SCL from master
by transmitter
data output
by receiver
data output
Rev. 03 — 9 November 2009
TRANSMITTER/
16-bit I
RECEIVER
condition
START
SLAVE
S
2
C-bus and SMBus, level translating, low voltage GPIO
2
C-bus
TRANSMITTER
1
MASTER
2
TRANSMITTER/
RECEIVER
MASTER
acknowledgement
not acknowledge
SLAVE
clock pulse for
acknowledge
8
MULTIPLEXER
PCA9575
© NXP B.V. 2009. All rights reserved.
002aaa987
I
2
9
C-BUS
002aaa966
21 of 38