UDA1344 PHILIPS [NXP Semiconductors], UDA1344 Datasheet - Page 19

no-image

UDA1344

Manufacturer Part Number
UDA1344
Description
Low-voltage low-power stereo audio CODEC with DSP features
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UDA1344TS
Manufacturer:
PHI
Quantity:
1 000
Part Number:
UDA1344TS
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
UDA1344TS/N2
Manufacturer:
NXP Semiconductors
Quantity:
1 793
Part Number:
UDA1344TS/N2
Manufacturer:
CYPRESS
Quantity:
88
Part Number:
UDA1344TS/N2
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
TIMING
V
otherwise specified.
2000 Feb 04
System clock input (see Fig.7)
T
t
t
Serial interface input/output data (see Fig.8)
f
T
t
t
t
t
t
t
t
t
t
t
t
L3 interface input (see Figs 4 and 5)
T
t
t
t
t
t
t
t
t
t
CWH
CWL
BCK
BCKH
BCKL
r
f
su(WS)
h(WS)
su(DATAI)
h(DATAI)
h(DATAO)
d(DATAO BCK)
d(DATAO WS)
CLK(L3)H
CLK(L3)L
su(L3)A
h(L3)A
su(L3)D
h(L3)D
stp(L3)
su(L3)DA
h(L3)DA
DDD
SYMBOL
sys
cy(BCK)
cy(CLK)L3
Low-voltage low-power stereo audio
CODEC with DSP features
= V
DDA
= V
system clock cycle time
system clock HIGH time
system clock LOW time
bit clock frequency
bit clock cycle time
bit clock HIGH time
bit clock LOW time
rise time
fall time
word select set-up time
word select hold time
data input set-up time
data input hold time
data output hold time
data output to bit clock delay
data output to word select delay
L3CLOCK cycle time
L3CLOCK HIGH time
L3CLOCK LOW time
L3MODE set-up time for address mode
L3MODE hold time for address mode
L3MODE set-up time for data transfer
mode
L3MODE hold time for data transfer mode
L3MODE stop time
L3DATA set-up time in data transfer and
address mode
L3DATA hold time in data transfer and
address mode
DDO
= 2.7 to 3.6 V; T
PARAMETER
amb
= 40 to +85 C; R
19
f
f
f
f
f
f
f
T
sample frequency
from BCK falling edge
from WS edge for
MSB-justified format
sys
sys
sys
sys
sys
sys
sys
cy(s)
L
= 5 k ; all voltages referenced to ground; unless
= 256f
= 384f
= 512f
< 19.2 MHz
< 19.2 MHz
CONDITIONS
19.2 MHz
19.2 MHz
= cycle time of
s
s
s
78
52
39
0.30T
0.40T
0.30T
0.40T
100
100
20
10
20
0
0
500
250
250
190
190
190
190
190
190
30
T
------------ -
MIN.
64
cy(s)
sys
sys
sys
sys
88
59
44
TYP.
Preliminary specification
UDA1344TS
262
174
132
0.70T
0.60T
0.70T
0.60T
64f
20
20
80
80
MAX.
s
sys
sys
sys
sys
ns
ns
ns
ns
ns
ns
ns
Hz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
UNIT

Related parts for UDA1344