CDP68HC68S1M INTERSIL [Intersil Corporation], CDP68HC68S1M Datasheet
CDP68HC68S1M
Available stocks
Related parts for CDP68HC68S1M
CDP68HC68S1M Summary of contents
Page 1
... Data Collision Detection • Bus Arbitration • Idle Detection • Programmable Clock Divider • Power-On Reset Ordering Information PART TEMPERATURE NUMBER RANGE o o CDP68HC68S1E - +105 o o CDP68HC68S1M - +105 Pinouts CD68HC68S1 (PDIP) TOP VIEW CLK MODE 4 BUS+ 5 BUS- ...
Page 2
Block Diagram SCK TO XMIT FROM MCU REC SPI/SCI CONVERSION CS MODE CLOCK DIVIDER CLK A CDP68HC68S1 ARBITRATION COLLISION DETECTOR DETECTOR DETECTION WORD COUNTER CONTROL AND CLOCK GENERATOR B CONTROL IDLE 6-85 BUS+ BUS- IDLE AND TO OTHER SBI CHIPS ...
Page 3
Absolute Maximum Ratings Supply Voltage ( -0.3V to +7.0V DD Input Voltage (V ) ...
Page 4
The Serial Bus IC offers the user three possible modes of operation as defined by Table 1 - SCl (Note 1), SPl, and Buff- ered SPl. Also included is a “three-state mode” entered by pulling the CS pin high while ...
Page 5
Functional Pin Description PIN NUMBER SYMBOL IN/OUT 1 CLK Input and B Input 4 Mode Input 5, 6 BUS+ Input/Output and BUS- 14 and - XMIT Input 9 REC Output 10 ...
Page 6
Differential Transceiver Cell The differential transceiver is a serial interface device which accepts digital signals and translates this information for transmitting on the two wire differential bus. The transmitter section (shown in Figure 4), when transmit- ting, provides matched constant ...
Page 7
Receive data is an output from the differential transceiver cell the output of a differential amplifier which decodes the bus “+” and “-” I/O. When the bus “+” and “-” has been driven positive and negative respectively to ...
Page 8
This will happen, as stated in the “Pri- oritization” section, when a micro with a higher priority address/ID byte attempts “simultaneous” transmission (actu- ally, i.e. within a time window of 1/4 bit time).That micro, with a ...
Page 9
Idle Detection An idle detector circuit is used to detect when the differential bus is in the idle condition, i.e., no user microcomputer has control of the bus and the bus is sitting at a mark condition (a logic one). ...
Page 10
ANY MESSAGES TO TRANSMIT? YES = ATTEMPT TO WIN BUS ARBITRATION TRANSMIT THE MSG ID BYTE. HAS THE MSG ID BEEN NO RECEIVED FROM THE BUS? YES DOES THE REC’D MSG ID EQUAL THE TRANSMITTED MSG ID? YES = ...
Page 11
Fortunately, SCl ports exhibit an inherent delay between the loading of the transmit data buffer and the actual beginning of the start bit appearing on the TXD pin. This delay, at 7812.5 Baud, can be as long as 256 ...
Page 12
SPI Mode, Software The SPl mode is similar to SCl mode in that the user micro- computer sends/receives data to/from the SBl chip 1 byte at a time. In the SPI mode, however, the user microcomputer must reverse the bit ...
Page 13
SBl chip should also be connected together, as shown in Figure 11. Synchronization of the data that is transferred between the user microcomputer and the SBl chip is done by the SCK signal which is provided by the user ...
Page 14
When a single byte is received from the bus, followed by a bus idle condition, the SBl chip will normally does when the buffer has received 2 bytes, set the CONTROL signal high. It will then relinquish control ...