74LVC125A PHILIPS [NXP Semiconductors], 74LVC125A Datasheet - Page 2

no-image

74LVC125A

Manufacturer Part Number
74LVC125A
Description
Quad buffer/line driver with 5-volt tolerant inputs/outputs 3-State
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LVC125A
Manufacturer:
HIT
Quantity:
12
Part Number:
74LVC125A
Manufacturer:
ST
0
Part Number:
74LVC125A
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
74LVC125ABQ
Manufacturer:
NXP
Quantity:
26 000
Part Number:
74LVC125ABQ
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74LVC125AD
Manufacturer:
PHI/PBF
Quantity:
949
Part Number:
74LVC125AD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74LVC125ADB
Manufacturer:
PHILIPS
Quantity:
72
Part Number:
74LVC125ADB
Manufacturer:
PHILPS
Quantity:
2 000
Part Number:
74LVC125ADB
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
74LVC125ADB118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74LVC125ADT
Manufacturer:
NXP
Quantity:
12 500
Part Number:
74LVC125ADT
Manufacturer:
NXP Semiconductors
Quantity:
3 950
Part Number:
74LVC125AM
Manufacturer:
ST
0
Part Number:
74LVC125APW
Manufacturer:
NXP
Quantity:
1
1. C
2. The condition is V
Philips Semiconductors
FEATURES
QUICK REFERENCE DATA
GND = 0 V; T
NOTES:
ORDERING INFORMATION
14-Pin Plastic SO
14-Pin Plastic SSOP Type II
14-Pin Plastic TSSOP Type I
1998 Apr 28
5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
Supply voltage range of 1.2V to 3.6V
Complies with JEDEC standard no. 8-1A
CMOS low power consumption
Direct interface with TTL levels
High impedance when V
Quad buffer/line driver with 5-volt
tolerant inputs/outputs (3-state)
P
f
f
i
o
PD
D
= input frequency in MHz; C
= output frequency in MHz; V
(C
= C
SYMBOL
t
t
is used to determine the dynamic power dissipation (P
L
PHL
C
PD
C
V
PD
/t
/t
PACKAGES
I
CC
amb
PLH
V
2
CC
= 25 C; t
f
2
o
) = sum of the outputs.
I
= GND to V
f
i
) (C
Propagation delay
nA to nY
Input capacitance
Power dissipation capacitance per buffer
r
CC
= t
= 0V
f
g
L
L
2.5 ns
CC
= output load capacity in pF;
CC
V
CC
= supply voltage in V;
PARAMETER
2
TEMPERATURE RANGE
y
f
o
–40 C to +125 C
–40 C to +125 C
–40 C to +125 C
) where:
D
in W)
OUTSIDE NORTH AMERICA
C
V
V
Notes 1 and 2
L
L
CC
CC
2
= 50 pF;
= 3.3 V
= 3.3 V
DESCRIPTION
The 74LVC125A is a high performance, low-power, low-voltage
Si-gate CMOS device and superior to most advanced CMOS
compatible TTL families.
Inputs can be driven from either 3.3V or 5.0V devices. In 3-state
operation, outputs can handle 5V.
The 74LVC125A consists of four non-inverting buffers/line drivers
with 3-state outputs. The 3-state outputs (nY) are controlled by the
output enable input (nOE). A HIGH at nOE causes the outputs to
assume a high impedance OFF-state.
74LVC125A PW
74LVC125A DB
74LVC125A D
CONDITIONS
NORTH AMERICA
7LVC125APW DH
74LVC125A DB
74LVC125A D
TYPICAL
3 0
3.0
5.0
25
74LVC125A
Product specification
PKG. DWG. #
853-2010 19310
SOT108-1
SOT337-1
SOT402-1
UNIT
pF
pF
ns
ns

Related parts for 74LVC125A