CAT5419WI-25 ONSEMI [ON Semiconductor], CAT5419WI-25 Datasheet - Page 5

no-image

CAT5419WI-25

Manufacturer Part Number
CAT5419WI-25
Description
Dual Digitally Programmable Potentiometers with 64 Taps and 2-wire Interface
Manufacturer
ONSEMI [ON Semiconductor]
Datasheet
WRITE CYCLES LIMITS
The write cycle is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write
cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.
RELIABILITY CHARACTERISTICS
Over recommended operating conditions unless otherwise stated.
Note:
(1)
(2) t
Figure 1. Bus Timing
Figure 2. Write Cycle Timing
Figure 3. Start/Stop Timing
2008 SCILLC. All rights reserved.
Characteristics subject to change without notice
Symbol
Symbol
I
N
V
LTH
T
This parameter is tested initially and after a design or process change that affects the parameter.
t
END
ZAP
PUR
DR
WR
(1)(2)
SDA OUT
(1)
(1)
(1)
and t
SDA IN
SCL
SDA
SCL
PUW
Parameter
Write Cycle Time
Parameter
Endurance
Data Retention
ESD Susceptibility
Latch-Up
are the delays required from the time V
t SU:STA
SDA
SCL
t F
8TH BIT
BYTE n
START BIT
t HD:STA
MIL-STD-883, Test Method 1033
Reference Test Method
MIL-STD-883, Test Method 1008
MIL-STD-883, Test Method 3015
JEDEC Standard 17
t LOW
ACK
t AA
t HD:DAT
CC
t HIGH
is stable until the specified operation can be initiated.
STOP
CONDITION
t LOW
5
t DH
t SU:DAT
t R
t WR
1,000,000
2000
Min
100
100
STOP BIT
START
CONDITION
Typ
t SU:STO
t BUF
Max
ADDRESS
Doc. No. MD-2115 Rev. I
Max
Cycles/Byte
5
CAT5419
Years
Units
Volts
mA
Units
ms

Related parts for CAT5419WI-25