M29W640FB STMICROELECTRONICS [STMicroelectronics], M29W640FB Datasheet - Page 11

no-image

M29W640FB

Manufacturer Part Number
M29W640FB
Description
64 Mbit (8Mb x8 or 4Mb x16, Page, Boot Block) 3V Supply Flash Memory
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M29W640FB
Manufacturer:
ST
Quantity:
1 831
Part Number:
M29W640FB
Manufacturer:
ST
0
Part Number:
M29W640FB 70N6
Manufacturer:
ST
0
Part Number:
M29W640FB-70N6
Manufacturer:
ST
Quantity:
21
Part Number:
M29W640FB-70N6
Manufacturer:
ST
0
Part Number:
M29W640FB-70N6E
Manufacturer:
ST
0
Part Number:
M29W640FB-70N6F
Manufacturer:
ST
0
Part Number:
M29W640FB-70N6H
Manufacturer:
ST
Quantity:
20 000
Part Number:
M29W640FB70N6
Manufacturer:
PHI
Quantity:
3 000
Part Number:
M29W640FB70N6
Manufacturer:
ST
Quantity:
20 000
Part Number:
M29W640FB70N6 H
Manufacturer:
ST
Quantity:
20 000
Part Number:
M29W640FB70N6E
Manufacturer:
NUMONYX
Quantity:
20 000
M29W640FT, M29W640FB
2
2.1
2.2
2.3
2.4
2.5
2.6
Signal descriptions
connected to this device.
Address Inputs (A0-A21)
Data Inputs/Outputs (DQ0-DQ7)
Data Inputs/Outputs (DQ8-DQ14)
Data Input/Output or Address Input (DQ15A–1)
Chip Enable (E)
Output Enable (G)
See
The Address Inputs select the cells in the memory array to access during Bus Read operations.
During Bus Write operations they control the commands sent to the Command Interface of the
Program/Erase Controller.
The Data I/O outputs the data stored at the selected address during a Bus Read operation.
During Bus Write operations they represent the commands sent to the Command Interface of
the Program/Erase Controller.
The Data I/O outputs the data stored at the selected address during a Bus Read operation
when BYTE is High, V
impedance. During Bus Write operations the Command Register does not use these bits.
When reading the Status Register these bits should be ignored.
When BYTE is High, V
BYTE is Low, V
addressed Word, DQ15A–1 High will select the MSB. Throughout the text consider references
to the Data Input/Output to include this pin when BYTE is High and references to the Address
Inputs to include this pin when BYTE is Low except when stated explicitly otherwise.
The Chip Enable, E, activates the memory, allowing Bus Read and Bus Write operations to be
performed. When Chip Enable is High, V
The Output Enable, G, controls the Bus Read operation of the memory.
Figure 1: Logic
IL
, this pin behaves as an address pin; DQ15A–1 Low will select the LSB of the
Diagram, and
IH
IH
. When BYTE is Low, V
, this pin behaves as a Data Input/Output pin (as DQ8-DQ14). When
Table 1: Signal
IH
, all other pins are ignored.
IL
, these pins are not used and are high
Names, for a brief overview of the signals
2 Signal descriptions
11/72

Related parts for M29W640FB