CY7C1381D CYPRESS [Cypress Semiconductor], CY7C1381D Datasheet - Page 13

no-image

CY7C1381D

Manufacturer Part Number
CY7C1381D
Description
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C1381D-100AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
135
Part Number:
CY7C1381D-100AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1381D-100AXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1381D-100BZC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1381D-100BZI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1381D-100BZIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C1381D-133AXC
Manufacturer:
CYPRESS
Quantity:
101
Part Number:
CY7C1381D-133AXI
Manufacturer:
AD
Quantity:
21 440
Document #: 38-05544 Rev. *A
TAP AC Switching Characteristics
3.3V TAP AC Test Conditions
Input pulse levels ................................................ V
Input rise and fall times ................................................... 1 ns
Input timing reference levels ...........................................1.5V
Output reference levels...................................................1.5V
Test load termination supply voltage...............................1.5V
3.3V TAP AC Output Load Equivalent
Notes:
10. Test conditions are specified using the load in TAP AC test Conditions. t
Clock
Output Times
Set-up Times
Hold Times
9.
t
CS and
Parameter
t
t
t
t
t
t
t
TDOV
TDOX
TMSS
TMSH
TCYC
t
TDIS
TDIH
CH refer to the setup and hold time requirements of latching data from the boundary scan register.
t
t
t
t
t
TDO
TH
CS
CH
TF
TL
Z = 50
TCK Clock Cycle Time
TCK Clock Frequency
TCK Clock HIGH time
TCK Clock LOW time
TCK Clock LOW to TDO Valid
TCK Clock LOW to TDO Invalid
TMS Set-up to TCK Clock Rise
TDI Set-up to TCK Clock Rise
Capture Set-up to TCK Rise
TMS hold after TCK Clock Rise
TDI Hold after Clock Rise
Capture Hold after Clock Rise
O
1.5V
Over the operating Range
20pF
50
Description
SS
PRELIMINARY
to 3.3V
R
/t
F
= 1ns
2.5V TAP AC Test Conditions
Input pulse levels
Input rise and fall time .....................................................1 ns
Input timing reference levels......................................... 1.25V
Output reference levels ................................................ 1.25V
Test load termination supply voltage ............................ 1.25V
2.5V TAP AC Output Load Equivalent
[9, 10]
TDO
......................................... V
Z = 50
Min.
O
50
25
25
0
5
5
5
5
5
5
Max.
20
1.25V
CY7C1381D
CY7C1383D
5
20pF
50
Page 13 of 29
SS
MHz
Unit
to 2.5V
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for CY7C1381D