CAT1027 CATALYST [Catalyst Semiconductor], CAT1027 Datasheet - Page 10

• Manufacturer Part Number: CAT1027
• Description: Dual Voltage Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM
• Manufacturer: CATALYST [Catalyst Semiconductor]

Figure 6. Start/Stop Timing
Figure 7. Acknowledge Timing
Figure 8. Slave Address Bits
ACKNOWLEDGE
After a successful data transfer, each receiving device
is required to generate an acknowledge. The
acknowledging device pulls down the SDA line during
the ninth clock cycle, signaling that it received the 8 bits
of data.
The CAT1026 and CAT1027 respond with an
acknowledge after receiving a START condition and its
slave address. If the device has been selected along
with a write operation, it responds with an acknowledge
after receiving each 8-bit byte.
When the CAT1026 and CAT1027 begin a READ mode
it transmits 8 bits of data, releases the SDA line and
monitors the line for an acknowledge. Once it receives
this acknowledge, the CAT1026 and CAT1027 will
continue to transmit data. If no acknowledge is sent by
the Master, the device terminates data transmission and
waits for a STOP condition.
CAT1026, CAT1027
Doc. No. 3010, Rev. K
Default Configuration
CAT
SDA
SCL
FROM TRANSMITTER
FROM RECEIVER
DATA OUTPUT
DATA OUTPUT
SCL FROM
START BIT
MASTER
1
0
START
1
0
1
0
10
WRITE OPERATIONS
Byte Write
In the Byte Write mode, the Master device sends the
START condition and the slave address information (with
the R/W bit set to zero) to the Slave device. After the Slave
generates an acknowledge, the Master sends a 8-bit
address that is to be written into the address pointers of
the device. After receiving another acknowledge from the
Slave, the Master device transmits the data to be written
into the addressed memory location. The CAT1026 and
CAT1027 acknowledge once more and the Master
generates the STOP condition. At this time, the device
begins an internal programming cycle to non-volatile
memory. While the cycle is in progress, the device will not
respond to any request from the Master device.
0
0
R/W
STOP BIT
8
ACKNOWLEDGE
9