M29F400BB STMICROELECTRONICS [STMicroelectronics], M29F400BB Datasheet - Page 10

no-image

M29F400BB

Manufacturer Part Number
M29F400BB
Description
4 Mbit (512Kb x8 or 256Kb x16, Boot Block) single supply Flash memory
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M29F400BB
Quantity:
2 136
Part Number:
M29F400BB
Manufacturer:
ST
0
Part Number:
M29F400BB 70N6
Manufacturer:
ST
0
Part Number:
M29F400BB-45M1
Manufacturer:
ST
Quantity:
5 704
Part Number:
M29F400BB-45M1
Manufacturer:
ST
0
Part Number:
M29F400BB-45M6
Manufacturer:
ST
Quantity:
9 520
Part Number:
M29F400BB-45N1
Manufacturer:
ST
Quantity:
4 065
Part Number:
M29F400BB-45N1
Manufacturer:
ST
Quantity:
12
Part Number:
M29F400BB-45N1
Manufacturer:
ST
0
Part Number:
M29F400BB-45N1
Manufacturer:
ST
Quantity:
20 000
Part Number:
M29F400BB-45N6
Manufacturer:
ST
0
Part Number:
M29F400BB-55N1
Manufacturer:
ST
Quantity:
20 000
Signal descriptions
2
2.1
2.2
2.3
2.4
2.5
2.6
10/40
Signal descriptions
See
connected to this device.
Address inputs (A0-A17)
The Address Inputs select the cells in the memory array to access during Bus Read
operations. During Bus Write operations they control the commands sent to the Command
Interface of the internal state machine.
Data inputs/outputs (DQ0-DQ7)
The Data Inputs/Outputs output the data stored at the selected address during a Bus Read
operation. During Bus Write operations they represent the commands sent to the Command
Interface of the internal state machine.
Data inputs/outputs (DQ8-DQ14)
The Data Inputs/Outputs output the data stored at the selected address during a Bus Read
operation when BYTE is High, V
high impedance. During Bus Write operations the Command Register does not use these
bits. When reading the Status Register these bits should be ignored.
Data input/output or address input (DQ15A-1)
When BYTE is High, V
When BYTE is Low, V
LSB of the Word on the other addresses, DQ15A–1 High will select the MSB. Throughout
the text consider references to the Data Input/Output to include this pin when BYTE is High
and references to the Address Inputs to include this pin when BYTE is Low except when
stated explicitly otherwise.
Chip Enable (E)
The Chip Enable, E, activates the memory, allowing Bus Read and Bus Write operations to
be performed. When Chip Enable is High, V
Output Enable (G)
The Output Enable, G, controls the Bus Read operation of the memory.
Figure
1., Logic Diagram, and
IL
IH
, this pin behaves as an address pin; DQ15A–1 Low will select the
, this pin behaves as a Data Input/Output pin (as DQ8-DQ14).
IH
. When BYTE is Low, V
Table
1., Signal Names, for a brief overview of the signals
IH
, all other pins are ignored.
IL
, these pins are not used and are
M29F400BT, M29F400BB

Related parts for M29F400BB