ICS601-01 ICST [Integrated Circuit Systems], ICS601-01 Datasheet - Page 3

no-image

ICS601-01

Manufacturer Part Number
ICS601-01
Description
Low Phase Noise Clock Multiplier
Manufacturer
ICST [Integrated Circuit Systems]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS601-01
Manufacturer:
HIMAX
Quantity:
6 400
MDS 601-01 G
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose •CA•95126• (408) 295-9800tel • www.icst.com
Achieving Low Phase Noise
Figure 1 shows a typical phase noise measurement in a 125 MHz system. There are a few simple steps that
can be taken to achieve these levels of phase noise from the ICS601-01. Variations in VDD will increase the
phase noise, so it is important to have a stable, low noise supply voltage at the device. Use decoupling
capacitors of 0.1 µF in parallel with 0.01 µF. It is important to have these capacitors as close as possible to
the ICS601-01 supply pins.
Disabling the REFOUT clock is also important for achieving low phase noise; lab tests have shown that this
can reduce the phase noise by as much as 10 dBc/Hz.
External Components/Crystal Selection
The ICS601-01 requires a minimum number of external components for proper operation. Decoupling
capacitors of 0.01 µF and 0.1 µF should be connected between VDD and GND, as close to the part as
possible. A series termination resistor of 33
connected as close to the chip as possible. The crystal should be fundamental mode, parallel resonant. Do
not use third overtone. For exact tuning when using a crystal, capacitors should be connected from pins X1
to ground and X2 to ground. In general, the value of these capacitors is given by the following equation,
where C
capacitance, two 22 pF caps can be used. For any given board layout, ICS can measure the board
capacitance and recommend the exact capacitance value to use.
L
is the crystal load capacitance: Crystal caps (pF) = (C
Figure 1. Phase Noise of ICS601-01 at 125 MHz out, 25 MHz crystal input.
-100
-120
-140
-20
-40
-60
-80
10.0E+0
0
VDD = 3.3 V, REFOUT disabled.
100.0E+0
1.0E+3
may be used for each clock output. The crystal must be
Offset from Carrier (Hz)
3
10.0E+3
Low Phase Noise Clock Multiplier
L
100.0E+3
-5) x 2. So for a crystal with 16 pF load
1.0E+6
Revision 090800
10.0E+6
ICS601-01
Printed 11/14/00

Related parts for ICS601-01