CY7C09289 CYPRESS [Cypress Semiconductor], CY7C09289 Datasheet - Page 4
![no-image](/images/no-image-200.jpg)
CY7C09289
Manufacturer Part Number
CY7C09289
Description
32K/64K X 16/18 Synchronous Dual Port Static RAM
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet
1.CY7C09289.pdf
(18 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C09289V-12A
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY7C09289V-12AC
Manufacturer:
CYPRESS
Quantity:
1 831
Company:
Part Number:
CY7C09289V-12AC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C09289V-12AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C09289V-6AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C09289V-7AC
Manufacturer:
CYPRESS
Quantity:
319
Company:
Part Number:
CY7C09289V-7AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C09289V-7AXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C09289V-9AC
Manufacturer:
XILINX
Quantity:
513
Part Number:
CY7C09289V-9AC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY7C09289V-9AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
135
Company:
Part Number:
CY7C09289V-9AXI
Manufacturer:
DARFON
Quantity:
1 000
Pin Definitions
Maximum Ratings
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Storage Temperature ................................. –65 C to +150 C
Ambient Temperature with Power Applied ..–55 C to +125 C
Supply Voltage to Ground Potential ............... –0.3V to +7.0V
DC Voltage Applied to
Outputs in High Z State ................................. –0.5V to +7.0V
DC Input Voltage............................................ –0.5V to +7.0V
Document #: 38-06040 Rev. **
A
ADS
CE
CLK
CNTEN
CNTRST
I/O
LB
UB
OE
R/W
FT/PIPE
GND
NC
V
Note:
9.
0L
CC
Left Port
L
0L
0L
L
L
–A
Industrial parts are available in CY7C09289 and Cy7C09389 only
L
L
L
–I/O
,CE
15L
L
L
1L
L
17L
A
ADS
CE
CLK
CNTEN
CNTRST
I/O
LB
UB
OE
R/W
FT/PIPE
Right Port
0R
R
0R
0R
R
R
–A
R
R
R
–I/O
,CE
15R
R
R
R
1R
17R
Address Inputs (A
Address Strobe Input. Used as an address qualifier. This signal should be asserted LOW to
access the part using an externally supplied address. Asserting this signal LOW also loads the
burst counter with the address present on the address pins.
Chip Enable Input. To select either the left or right port, both CE
to their active states (CE
Clock Signal. This input can be free running or strobed. Maximum clock input rate is f
Counter Enable Input. Asserting this signal LOW increments the burst address counter of its
respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted
LOW.
Counter Reset Input. Asserting this signal LOW resets the burst address counter of its respec-
tive port to zero. CNTRST is not disabled by asserting ADS or CNTEN.
Data Bus Input/Output (I/O
Lower Byte Select Input. Asserting this signal LOW enables read and write operations to the
lower byte. (I/O
the LB and OE signals must be asserted to drive output data on the lower byte of the data pins.
Upper Byte Select Input. Same function as LB, but to the upper byte (I/O
Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during read
operations.
Read/Write Enable Input. This signal is asserted LOW to write to the dual port memory array.
For read operations, assert this pin HIGH.
Flow-Through/Pipelined Select Input. For flow-through mode operation, assert this pin LOW.
For pipelined mode operation, assert this pin HIGH.
Ground Input.
No Connect.
Power Input.
0
–I/O
0
–A
8
14
for x18, I/O
for 32K, A
0
0
–I/O
V
IL
and CE
15
0
Output Current into Outputs (LOW)............................. 20 mA
Static Discharge Voltage ........................................... >1100V
Latch-Up Current..................................................... >200 mA
Operating Range
–I/O
Commercial
Industrial
0
for x16 devices).
–A
7
15
Range
1
for x16) of the memory array. For read operations both
Description
for 64K devices).
V
[9]
IH
).
–40 C to +85 C
Temperature
0 C to +70 C
Ambient
0
AND CE
CY7C09279/89
CY7C09379/89
8/9L
1
must be asserted
–I/O
15/17L
5V
5V
Page 4 of 18
V
CC
MAX
10%
10%
).
.