CY7C008 CYPRESS [Cypress Semiconductor], CY7C008 Datasheet
CY7C008
Available stocks
Related parts for CY7C008
CY7C008 Summary of contents
Page 1
... Features • True Dual-Ported memory cells which allow simulta- neous access of the same memory location • 64K x 8 organization (CY7C008) • 128K x 8 organization (CY7C009) • 64K x 9 organization (CY7C018) • 128K x 9 organization (CY7C019) • 0.35-micron CMOS for optimum speed/power [1] • ...
Page 2
... Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip select (CE) pin. The CY7C008/009 and CY7C018/019 are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages. 100-Pin TQFP (Top View) ...
Page 3
... NC 73 A7R 72 A8R 71 A9R 70 A10R 69 A11R 68 A12R 67 A13R 66 A14R 65 A15R 64 A16R 63 GND CE0R 57 CE1R 56 SEMR 55 R/WR 54 OER 53 GND 52 GND CY7C008/009 CY7C008/009 CY7C018/019 CY7C018/019 [1] -12 - 195 190 55 50 0.05 0.05 [6] -20 20 180 45 0.05 Page ...
Page 4
... No Connect Output Current into Outputs (LOW)............................. 20 mA Static Discharge Voltage........................................... >1100V Latch-Up Current.................................................... >200 mA ° ° +150 C Operating Range ° ° +125 C Range Commercial Industrial CY7C008/009 CY7C018/019 Description £ V and CE Š –A for 128K devices –I/O for x8 devices and I/O – ...
Page 5
... Ind. Com’l 0.05 0.5 . [9] Ind. Com’l 115 185 . [10] [9] Ind. Test Conditions ° MHz 5.0V CC CY7C008/009 CY7C018/019 CY7C008/009 CY7C018/019 -15 -20 Min. Typ. Max. Min. Typ. 2.4 2.4 0.4 2.2 2.2 0.8 –10 10 –10 190 280 180 305 120 180 110 125 ...
Page 6
... Thévenin Equivalent (Load 1) ALL INPUT PULSES 3.0V 90% 10% GND ≤ [12] 1.00 0.90 0.80 0.70 = 1.4V 0.60 TH 0.50 0.40 0.30 0.20 0.10 0. CY7C008/009 CY7C018/019 OUTPUT 1.4V TH (c) Three-State Delay (Load 2) (Used for including scope and jig) 90% 10% ≤ Capacitance (pF) (b) Load Derating Curve 893Ω ...
Page 7
... SCE is less than t and t is less than t HZCE LZCE HZOE LZOE CY7C008/009 CY7C018/019 -20 Min. Max. Unit ...
Page 8
... SEM Address Access Time SAA Data Retention Mode The CY7C008/009 and CY7C018/019 are designed with bat- tery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention: 1. Chip Enable (CE) must be held HIGH during data retention, with- ...
Page 9
... Document #: 38-06041 Rev. *C [22, 23, 24 [22, 25, 26] t ACE t DOE t LZOE t LZCE LZCE t ABE t ACE t LZCE . This waveform cannot be used for semaphore reads. , SEM = CY7C008/009 CY7C018/019 t OHA DATA VALID t HZCE t HZOE DATA VALID OHA t HZCE Page ...
Page 10
... AW [30] t PWE [32] t HZWE t SD [27, 28, 29, 34 SCE LOW CE or SEM. PWE or (t PWE CY7C008/009 CY7C018/019 [32] t HZOE LZWE NOTE allow the I/O drivers to turn off and data to be placed on HZWE SD . PWE Page ...
Page 11
... SPS Document #: 38-06041 Rev. *C [35 SCE t SD DATA VALID PWE t SWRD t SOP WRITE CYCLE [36, 37, 38] MATCH t SPS MATCH = CE = HIGH CY7C008/009 CY7C018/019 t t SAA OHA VALID ADRESS t ACE t SOP DATA VALID OUT t DOE READ CYCLE Page ...
Page 12
... DATA ADDRESS L BUSY L DATA OUTL Write Timing with Busy Input (M/S=LOW) R/W BUSY Note: 39 LOW Document #: 38-06041 Rev. *C [39 MATCH t PWE t SD VALID MATCH t BLA t PWE CY7C008/009 CY7C018/019 BHA t BDD t DDD VALID t WDD Page ...
Page 13
... BUSY will be asserted. PS Document #: 38-06041 Rev. *C [40] ADDRESS MATCH BLC ADDRESS MATCH BLC [40 ADDRESS MISMATCH t t BLA BHA ADDRESS MISMATCH t t BLA BHA CY7C008/009 CY7C018/019 t BHC t BHC Page ...
Page 14
... INS INR Document #: 38-06041 Rev [41 [42] t INR t WC [41 [42] [42] t INR ) is deasserted first R asserted last CY7C008/009 CY7C018/019 t RC READ FFFF (1FFFF for CY7C009/19 READ FFFE (1FFFE for CY7C009/19) Page ...
Page 15
... CY7C008/18, 1FFFF for the CY7C009/19) is the mailbox for the right port and the second-highest memory location (FFFE for the CY7C008/18, 1FFFE for the CY7C009/19) is the mail- box for the left port. When one port writes to the other port’s mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox ...
Page 16
... No change. Left port has no write access to semaphore 0 1 Left port obtains semaphore token 1 1 Semaphore free 1 0 Right port has semaphore token 1 1 Semaphore free 0 1 Left port has semaphore token 1 1 Semaphore free CY7C008/009 CY7C018/019 Operation [43] Right Port R 0R–16R ...
Page 17
... Thin Quad Flat Pack Package Name Package Type A100 100-Pin Thin Quad Flat Pack A100 100-Pin Thin Quad Flat Pack A100 100-Pin Thin Quad Flat Pack A100 100-Pin Thin Quad Flat Pack CY7C008/009 CY7C018/019 Operating Range Commercial Commercial Commercial Operating Range Commercial Commercial Commercial ...
Page 18
... The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. CY7C008/009 CY7C018/019 ...
Page 19
... Document Title: CY7C008/009, CY7C018/019 64K/128K x 8/9 Dual Port Static RAM Document Number: 38-06041 Issue REV. ECN NO. Date ** 110189 09/29/01 *A 113542 04/15/02 *B 122291 12/27/02 *C 236764 SEE ECN Document #: 38-06041 Rev. *C Orig. of Change Description of Change SZV Change from Spec number: 38-00665 to 38-06041 OOR Change pin 85 from BUSYL to BUSYR (pg. 3) ...