LTC4223 LINER [Linear Technology], LTC4223 Datasheet - Page 4
![no-image](/images/no-image-200.jpg)
LTC4223
Manufacturer Part Number
LTC4223
Description
Dual Ideal Diode and Hot Swap Controller
Manufacturer
LINER [Linear Technology]
Datasheet
1.LTC4223.pdf
(24 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTC4223CDHC-2#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Company:
Part Number:
LTC4223CDHD-1
Manufacturer:
LT
Quantity:
10 000
Company:
Part Number:
LTC4223CDHD-2
Manufacturer:
LT
Quantity:
10 000
Company:
Part Number:
LTC4223CGN-1
Manufacturer:
LT
Quantity:
10 000
Company:
Part Number:
LTC4223CGN-2
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC4223CGN-2#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Company:
Part Number:
LTC4223IDHD-1
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC4223IGN-1
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC4223IGN-1#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC4223IGN-2#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
elecTrical characTerisTics
LTC4228-1/LTC4228-2
temperature range, otherwise specifications are at T
SYMBOL
∆V
I
I
I
t
t
t
t
Input/Output Pin
V
∆V
V
I
V
∆V
I
V
I
I
I
I
V
V
I
I
t
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All currents into device pins are positive; all currents out of device
pins are negative. All voltages are referenced to GND unless otherwise
specified.
4
HGATE(UP)
HGATE(DN)
HGATE(FPD)
PHL(SENSE)
OFF(HGATE)
D(HGATE)
P(HGATE)
ON(LEAK)
EN(UP)
TMR(UP)
TMR(DN)
TMR(RATIO)
OUT
OH
PU
RST(ON)
ON(TH)
ON(RESET)
EN(TH)
TMR(TH)
OL
OH
HGATE(PG)
ON(HYST)
EN(HYST)
PARAMETER
Gate-Source Voltage for Power Good
External N-Channel Gate Pull-Up Current
External N-Channel Gate Pull-Down Current
External N-Channel Gate Fast
Pull-Down Current
Sense Voltage (SENSEn
High to HGATEn Low
ENn High to HGATEn Low
ONn Low to HGATEn Low
SENSEn
ONn High, ENn Low to HGATEn
Turn-On Delay
ONn to HGATEn Propagation Delay
ONn Threshold Voltage
ONn Hysteresis
ONn Fault Reset Threshold Voltage
ONn Input Leakage Current
ENn Threshold Voltage
ENn Hysteresis
ENn Pull-Up Current
TMRn Threshold Voltage
TMRn Pull-Up Current
TMRn Pull-Down Current
TMRn Current Ratio I
OUTn Current
Output Low Voltage
(FAULTn, PWRGDn, STATUSn)
Output High Voltage
(FAULTn, PWRGDn, STATUSn)
Input Leakage Current
(FAULTn, PWRGDn, STATUSn)
Output Pull-Up Current
(FAULTn, PWRGDn, STATUSn)
ONn Low to FAULTn High
+
Low to HGATEn Low
TMR(DN)
+
– SENSEn
/I
TMR(UP)
–
)
A
= 25°C. V
CONDITIONS
Gate Drive On, HGATE = 0V
Gate Drive Off, OUT = 12V,
HGATE = OUT + 5V
Fast Turn-Off, OUT = 12V,
HGATE = OUT + 5V
∆V
ON = Step 0.8V to 2V
ON Rising
ON Falling
ON = 5V
EN Rising
EN = 1V
TMR Rising
TMR Falling
TMR = 1V, In Fault Mode
TMR = 2V, No Faults
OUT = 11V, IN = 12V, ON = 2V
OUT = 13V, IN = 12V, ON = 2V
I = 1mA
I = –1µA
V = 18V
V = 1.5V
SENSE
The
l
IN
= 300mV, C
denotes the specifications which apply over the full operating
= 12V, unless otherwise noted.
Note 3: An internal clamp limits the DGATE and CPO pins to a minimum of
10V above and a diode below IN. Driving these pins to voltages beyond the
clamp may damage the device.
Note 4: An internal clamp limits the HGATE pin to a minimum of 10V
above and a diode below OUT. Driving this pin to voltages beyond the
clamp may damage the device.
Note 5: Thermal resistance is specified when the exposed pad is soldered
to a 3" × 4.5", four layer, FR4 board.
HGATE
= 10nF
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
INTV
1.185
1.198
MIN
1.21
0.55
0.15
150
100
–75
3.6
1.4
1.4
–7
50
40
40
–7
–7
CC
– 1 INTV
1.235
1.235
1.235
–100
0.15
TYP
–10
300
200
100
130
–10
–10
4.2
0.5
0.6
0.2
2.5
CC
20
10
10
10
80
50
20
0
2
2
0
– 0.5
1.284
1.272
–125
MAX
1.26
0.63
0.25
–13
500
300
150
140
200
–13
120
–13
4.8
2.6
2.7
0.4
40
20
20
20
±1
±1
40
1
5
422812f
UNITS
mA
mV
mV
mA
ms
µA
µA
µA
µA
µA
µA
µA
µA
µA
µs
µs
µs
µs
µs
µs
%
V
V
V
V
V
V
V
V