LTC2626 LINER [Linear Technology], LTC2626 Datasheet - Page 4

no-image

LTC2626

Manufacturer Part Number
LTC2626
Description
16-/14-/12-Bit Rail-to-Rail DACs with I2C Interface
Manufacturer
LINER [Linear Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTC2626CDD
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2626CDD#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC2626CDD#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC2626CDD-1
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2626IDD
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2626IDD-1
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2626IDD-1#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
LTC2606/LTC2616/LTC2626
temperature range, otherwise specifications are at T
unless otherwise noted.
SYMBOL PARAMETER
AC Performance
t
e
range, otherwise specifications are at T
Note 1: Absolute maximum ratings are those values beyond which the life
of a device may be impaired.
Note 2: Linearity and monotonicity are defined from code k
2
rounded to the nearest whole code. For V
256 and linearity is defined from code 256 to code 65,535.
Note 3: Digital inputs at 0V or V
Note 4: Guaranteed by design and not production tested.
Note 5: Inferred from measurement at code 256 (LTC2606/LTC2606-1),
code 64 (LTC2616/LTC2616-1) or code 16 (LTC2626/LTC2626-1) and at
full scale.
ELECTRICAL C
TI I G CHARACTERISTICS
SYMBOL
V
f
t
t
t
t
t
t
t
t
t
t
t
t
4
S
SCL
HD(STA)
LOW
HIGH
SU(STA)
HD(DAT)
SU(DAT)
r
f
SU(STO)
BUF
1
2
n
N
CC
– 1, where N is the resolution and k
W
= 2.7V to 5.5V
U
Settling Time (Note 6)
Settling Time for 1LSB Step
(Note 7)
Voltage Output Slew Rate
Capacitive Load Driving
Glitch Impulse
Multiplying Bandwidth
Output Voltage Noise Density
Output Voltage Noise
PARAMETER
SCL Clock Frequency
Hold Time (Repeated) Start Condition
Low Period of the SCL Clock Pin
High Period of the SCL Clock Pin
Set-Up Time for a Repeated Start Condition
Data Hold Time
Data Set-Up Time
Rise Time of Both SDA and SCL Signals
Fall Time of Both SDA and SCL Signals
Set-Up Time for Stop Condition
Bus Free Time Between a Stop and Start Condition
Falling Edge of 9th Clock of the 3rd Input Byte
to LDAC High or Low Transition
LDAC Low Pulse Width
HARA TERISTICS
CC
.
L
is given by k
REF
C
CONDITIONS
±0.024% (±1LSB at 12 Bits)
±0.006% (±1LSB at 14 Bits)
±0.0015% (±1LSB at 16 Bits)
±0.024% (±1LSB at 12 Bits)
±0.006% (±1LSB at 14 Bits)
±0.0015% (±1LSB at 16 Bits)
At Midscale Transition
At f = 1kHz
At f = 10kHz
0.1Hz to 10Hz
= 4.096V and N = 16, k
A
= 25°C. (See Figure 1) (Notes 10, 11)
L
= 0.016(2
L
The
A
to code
= 25°C. REF = 4.096V (V
N
/V
CONDITIONS
(Note 9)
(Note 9)
denotes specifications which apply over the full operating temperature
REF
The
L
=
),
denotes specifications which apply over the full operating
LTC2626/LTC2626-1 LTC2616/LTC2616-1 LTC2606/LTC2606-1
MIN
Note 6: V
and 3/4 scale to 1/4 scale. Load is 2k in parallel with 200pF to GND.
Note 7: V
scale and half scale – 1. Load is 2k in parallel with 200pF to GND.
Note 8: Maximum V
Note 9: C
Note 10: All values refer to V
Note 11: These specifications apply to LTC2606/LTC2606-1,
LTC2616/LTC2616-1, LTC2626/LTC2626-1.
1000
0.75
TYP MAX
180
120
100
2.7
12
15
7
CC
CC
B
CC
= capacitance of one bus line in pF.
= 5V, V
= 5V, V
= 5V), REF = 2.048V (V
REF
REF
IH
MIN
= V
= 4.096V. DAC is stepped 1/4 scale to 3/4 scale
= 4.096V. DAC is stepped ±1LSB between half
CC(MAX)
1000
IH(MIN)
0.75
TYP MAX
180
120
100
2.7
4.8
12
15
20 + 0.1C
20 + 0.1C
7
9
MIN
100
400
0.6
1.3
0.6
0.6
0.6
1.3
+ 0.5V
20
0
0
and V
B
B
CC
IL(MAX)
= 2.7V), V
MIN
TYP
levels.
1000
0.75
TYP MAX
180
120
100
2.7
4.8
5.2
10
12
15
7
9
OUT
MAX
400
300
300
0.9
unloaded,
26061626f
nV/√Hz
nV/√Hz
UNITS
UNITS
nV • s
µV
V/µs
kHz
kHz
P-P
µs
µs
µs
µs
µs
µs
pF
µs
µs
µs
µs
µs
ns
ns
ns
µs
µs
ns
ns

Related parts for LTC2626