CS4362-BQ CIRRUS [Cirrus Logic], CS4362-BQ Datasheet
CS4362-BQ
Related parts for CS4362-BQ
CS4362-BQ Summary of contents
Page 1
... DVD players. SACD players, A/V receivers, digital TV’s and VCR’s, mixing consoles, effects processors and set-top box systems. ORDERING INFORMATION CS4362-KQ CS4362-BQ CDB4362 M 2/SDA/CDIN M0/A D0/ Control Port/Mode S elect ...
Page 2
... C system. Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners Format ........................................................................................... Format ........................................................................................ Format ................................................................................... 10 CS4362 2 C Patent Rights to use ...
Page 3
... Table 2. Digital Interface Formats - DSD Mode ............................................................................ 16 Table 3. ATAPI Decode ................................................................................................................ 21 Table 4. Example Digital Volume Settings .................................................................................... 22 Table 5. Common Clock Frequencies........................................................................................... 26 Table 6. Digital Interface Format, Stand-Alone Mode Options...................................................... 26 Table 7. Mode Selection, Stand-Alone Mode Options .................................................................. 26 Table 8. Direct Stream Digital (DSD), Stand-Alone Mode Options ............................................... Format .................................................................................... 30 CS4362 3 ...
Page 4
... Notes: 1. CS4362-KQ parts are tested at 25 °C. 2. One-half LSB of triangular PDF dither is added to data. 3. Performance limited by 16-bit quantization noise. 4. CS4362-BQ parts are tested at the extremes of the specified temperature range and Min/Max performance numbers are guaranteed across the specified temperature range, T taken at 25 °C. ...
Page 5
... 3. VLS= (Note 6) normal operation power-down (Note 9) normal operation power-down (Note kHz) PSRR (60 Hz) and includes attenuation due CS4362 Typ Max 92 0.1 - 100 - 100 - - - - 100 Min Typ Max - ...
Page 6
... CS4362 Max Unit .296 Fs .499 Fs 0. .104 Fs .481 Fs 0. kHz 120 kHz 0.1 dB ...
Page 7
... VLS 20% VLC ± Min Max VA -0.3 6.0 VD -0.3 6.0 -0.3 6.0 -0.3 6 ±10 in -0.3 VLS+ 0.4 IND-S -0.3 VLC+ 0.4 IND-C T -55 125 A T -65 150 stg Min Typ Max VA 4.5 5.0 5.5 VD 3.0 3.3 5.5 VLS 1.8 5.0 5.5 VLC 1.8 5.0 5.5 CS4362 Units - Units °C °C Units ...
Page 8
... Figure 1. Serial Mode Input Timing = -40 to +85 °C; VLS = A Min Typ Max 1.024 - 51.2 6.400 - 51.2 6.400 - 51 100 100 - 200 ----------------- - MCLK - - 4 ----------------- - MCLK 0.25 1.00 4. clkh t sclkl CS4362 Units MHz MHz MHz % kHz kHz kHz % ...
Page 9
... Figure 2. Direct Stream Digital - Serial Audio Input Timing (T = -10 to 70°C; Logic 0 = GND; VLS = 1 Symbol (Note 19) (All DSD modes) t sclkl t sclkh (64x Oversampled) (128x Oversampled) t sdlrs t sdh t sclkl lrs sd h CS4362 Min Typ Max Unit 4.096 - 38.4 MHz 1.024 - 3 ...
Page 10
... Double-Speed Mode, 128 igh Figure 3. Control Port Timing - I CS4362 2 C FORMAT Min Max - 100 500 - 4.7 - 4.0 - 4.7 - 4 250 - - 300 fc 4 (Note 22 SCL. ...
Page 11
... Figure 4. Control Port Timing - SPI Format CS4362 Min Max Unit - MHz MCLK ----------------- - 2 500 - ns 500 - ns 1.0 - µ ----------------- - MCLK - ns 1 ----------------- - ...
Page 12
... A nalog C onditioning 40 and M uting 38 A nalog C onditioning 37 and M uting 35 A nalog C onditioning 36 and M uting 34 A nalog C onditioning 33 and M uting 29 A nalog C onditioning 30 and M uting 28 A nalog C onditioning 27 and M uting ute 24 Drive ILT + 21 0.1 µ F 0.1 µ µ CS4362 + 47 µ F ...
Page 13
... M 3(DS D _SC TB3 UTE FILT CS4362 + 0.1 µ µ nalog Conditioning 40 and M uting nalog Conditioning 37 and M uting nalog Conditioning 36 and M uting 25 ...
Page 14
... B2_VOL5 B2_VOL4 P3ATAPI4 P3ATAPI3 P3ATAPI2 A3_VOL6 A3_VOL5 A3_VOL4 B3_VOL6 B3_VOL5 B3_VOL4 PART2 PART1 PART0 CS4362 Reserved SDIN3CLK SDIN2CLK SDIN1CLK MUTEC+/- AMUTE MUTEC1 Reserved DEM1 DEM0 INV_B2 INV_A2 INV_B1 P1ATAPI1 ...
Page 15
... When enabled the respective DAC channel pairx (AOUTAx and AOUTBx) will remain in a reset state advised that changes to these bits be made while the power down bit is enabled to eliminate the possibility of audible artifacts mode and write only in SPI, unless otherwise noted Reserved DAC3_DIS CS4362 2 1 DAC2_DIS DAC1_DIS PDN ...
Page 16
... DSD data with a 2x MCLK to DSD data rate 128x oversampled DSD data with a 3x MCLK to DSD data rate 128x oversampled DSD data with a 4x MCLK to DSD data rate 128x oversampled DSD data with a 6x MCLK to DSD data rate Table 2. Digital Interface Formats - DSD Mode CS4362 2 1 SDIN3CLK SDIN2CLK ...
Page 17
... The zero cross function is independently monitored and implemented for each channel RMP_UP Reserved CS4362 AMUTE MUTEC1 MUTEC0 ...
Page 18
... The quiescent voltage on the output will be retained and the Mute Control pin will go active during the mute period. The muting function is affected, similar to volume control changes, by the Soft and Zero Cross bits in the Mode Control 3 register. 18 CS4362 ...
Page 19
... Function: Selects the appropriate digital filter to maintain the standard 15 s/50 s digital de-emphasis filter re- sponse at 32, 44 kHz sample rates. (see Figure 39) De-emphasis is only available in Single Speed Mode FILT_SEL Reserved CS4362 DEM1 DEM0 RMP_DN ...
Page 20
... A Channel Attenuation and Volume Control Bytes (per A-B pair), and the B Chan- nel Bytes are ignored when this function is enabled INV_A3 INV_B2 PxATAPI2 PxATAPI1 CS4362 INV_A2 INV_B1 INV_A1 PxATAPI0 PxFM1 PxFM0 ...
Page 21
... ATAPI CHANNEL MIXING AND MUTING (ATAPI) Default = 01001 - AOUTAx=aL, AOUTBx=bR (Stereo) Function: The CS4362 implements the channel mixing functions of the ATAPI CD-ROM specification. The ATAPI functions are applied per A-B pair. Refer to Table 3 and Figure 41 for additional information. ATAPI4 ATAPI3 ATAPI2 ATAPI1 ...
Page 22
... Soft and Zero Cross bits. All volume settings less than -127 dB are equivalent to enabling the MUTE bit. Binary Code 0000000 0010100 0101000 0111100 1011010 Table 4. Example Digital Volume Settings xx_VOL4 xx_VOL3 Decimal Value Volume Setting - - - -90 dB CS4362 xx_VOL2 xx_VOL1 xx_VOL0 ...
Page 23
... Chip Revision (address 12h PART3 PART2 PART1 1 1 3.8.1 PART NUMBER ID (PART) [READ ONLY] 1110 - CS4362 Function: This read-only register can be used to identify the model number of the device PART0 Reserved CS4362 Reserved Reserved Reserved - - - 23 ...
Page 24
... DSDA2 1 DSDB1 2 DSDA1 GND 5 MCLK 6 CS4362 LRCK1(DSD_EN) 7 SDIN1 8 SCLK1 9 LRCK2 10 SDIN2 11 SCLK2 CS4362 36 AOUTA2- AOUTA2 AOUTB2+ AOUTB2 GND 31 30 AOUTA3- 29 AOUTA3+ AOUTB3 AOUTB3- 26 MUTEC2 25 MUTEC3 ...
Page 25
... DSD Enable (Input) - When held at logic ‘1’ the device will enter DSD mode (Stand-Alone mode only mode as shown in the Typical Connection Control Port Chip Select (SPI) (Input) - AD0 is a chip address pin in I CS4362 2 C mode and is open drain ...
Page 26
... FORMAT FIGURE DESCRIPTION CS4362 1024x* 512x* 256x ...
Page 27
... Butterworth filter and differential to sin- gle-ended converter which was implemented on the CS4362 evaluation board, CDB4362, as seen in Figure 42. The CS4362 does not include phase or amplitude compensation for an external filter. Therefore, the DAC system phase and amplitude response will be dependent on the external analog circuitry ...
Page 28
... Stand-Alone power- up sequence has completed can cause audible arti- facts. 6.2 Format Selection The control port has 2 formats: SPI and I the CS4362 operating as a slave device operation is desired, AD0/CS should be tied to VLC or GND. If the CS4362 ever detects a high CS4362 2 C, with ...
Page 29
... To end the transaction, send a STOP condi- tion. 6.4 SPI Format In SPI format the CS4362 chip select signal, CCLK is the control port bit clock, CDIN is the in- put data line from the microcontroller and the chip address is 0011000. CS, CCLK and CDIN are all inputs and data is clocked in on the rising edge of CCLK ...
Page 30
... Figure 8. Control Port Timing, SPI Format MAP4 MAP3 Format MAP2 MAP1 0 0 CS4362 0 MAP0 0 ...
Page 31
... Figure 13. Single Speed (slow) Stopband Rejection 100 120 0.4 0.42 0.8 0.9 1 Figure 10. Single Speed (fast) Transition Band 0.02 0.015 0.01 0.005 0 0.005 0.01 0.015 0.02 0.52 0.53 0.54 0.55 0 0.05 Figure 12. Single Speed (fast) Passband Ripple 100 120 0.8 0.9 1 0.4 0.42 Figure 14. Single Speed (slow) Transition Band CS4362 0.44 0.46 0.48 0.5 0.52 0.54 0.56 0.58 Frequency(normalized to Fs) 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 Frequency(normalized to Fs) 0.44 0.46 0.48 0.5 0.52 0.54 0.56 0.58 Frequency(normalized to Fs) 0.6 0.5 0.6 31 ...
Page 32
... Figure 19. Double Speed (fast) Transition Band (detail) 32 0.02 0.015 0.01 0.005 0 0.005 0.01 0.015 0.02 0.52 0.53 0.54 0.55 0 0.05 Figure 16. Single Speed (slow) Passband Ripple 100 120 0.8 0.9 1 0.4 0.42 Figure 18. Double Speed (fast) Transition Band 0.02 0.015 0.01 0.005 0 0.005 0.01 0.015 0.02 0.52 0.53 0.54 0.55 0 0.05 Figure 20. Double Speed (fast) Passband Ripple CS4362 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 Frequency(normalized to Fs) 0.44 0.46 0.48 0.5 0.52 0.54 0.56 0.58 Frequency(normalized to Fs) 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 Frequency(normalized to Fs) 0.5 0.6 0.5 ...
Page 33
... Figure 25. Quad Speed (fast) Stopband Rejection 100 120 0.2 0.7 0.8 0.9 1 Figure 22. Double Speed (slow) Transition Band 0.02 0.015 0.01 0.005 0 0.005 0.01 0.015 0.02 0.52 0.53 0.54 0.55 0 Figure 24. Double Speed (slow) Passband Ripple 100 120 0.2 0.7 0.8 0.9 1 Figure 26. Quad Speed (fast) Transition Band CS4362 0.3 0.4 0.5 0.6 0.7 Frequency(normalized to Fs) 0.05 0.1 0.15 0.2 0.25 0.3 Frequency(normalized to Fs) 0.3 0.4 0.5 0.6 0.7 Frequency(normalized to Fs) 0.8 0.35 0.8 33 ...
Page 34
... Figure 31. Quad Speed (slow) Transition Band (detail) 34 0.2 0.15 0.1 0.05 0 0.05 0.1 0.15 0.2 0 0.52 0.53 0.54 0.55 Figure 28. Quad Speed (fast) Passband Ripple 100 120 0.7 0.8 0.9 1 0.1 Figure 30. Quad Speed (slow) Transition Band 0.02 0.015 0.01 0.005 0 0.005 0.01 0.015 0.02 0.51 0.52 0.53 0.54 0.55 0 Figure 32. Quad Speed (slow) Passband Ripple 0.05 0.1 0.15 0.2 Frequency(normalized to Fs) 0.2 0.3 0.4 0.5 0.6 0.7 0.8 Frequency(normalized to Fs) 0.02 0.04 0.06 0.08 0.1 Frequency(normalized to Fs) CS4362 0.25 0.9 0.12 ...
Page 35
... Figure 36. Format 3 - Right Justified 24-bit Data Right Channel - LSB Right Channel - LSB Right Channel Right Channel CS4362 35 ...
Page 36
... Figure 39. De-Emphasis Curve Channel Pair x Control Right Channel Right Channel µs Frequency AOUTAx+ DAC AOUTAx- AOUTBx+ DAC AOUTBx- CS4362 ...
Page 37
... Left Channel Audio Data SDINx Right Channel Audio Data Figure 41. ATAPI Block Diagram (x = channel pair Channel Volume Control B Channel Volume Control Figure 42. Recommended Output Filter CS4362 MUTE Aout Ax MUTE AoutBx 37 ...
Page 38
... Paper presented at the 93rd Convention of the Audio Engineering Society, October 1992. 2. CDB4362 Evaluation Board Datasheet 3. “Design Notes for a 2-Pole Filter with Differential Input” by Steven Green. Cirrus Logic Application Note AN48 2 4. “The I C-Bus Specification: Version 2.0” Philips Semiconductors, December 1998. http://www.semiconductors.philips.com 38 CS4362 ...
Page 39
... JEDEC Designation: MS022 INCHES NOM MAX 0.055 0.063 0.004 0.006 0.009 0.011 0.354 0.366 0.28 0.280 0.354 0.366 0.28 0.280 0.020 0.024 0.24 0.030 4° 7.000° CS4362 A A1 MILLIMETERS MIN NOM MAX --- 1.40 0.05 0.10 0.17 0.22 8.70 9.0 BSC 6.90 7.0 BSC 8.70 9.0 BSC 6.90 7.0 BSC 0.40 0.50 BSC 0.45 0.60 0.00° 4° 7.00° 1.60 0.15 ...
Page 40
...