MTB60N06 MOTOROLA [Motorola, Inc], MTB60N06 Datasheet - Page 8

no-image

MTB60N06

Manufacturer Part Number
MTB60N06
Description
TMOS POWER FET 60 AMPERES 60 VOLTS
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MTB60N06HD
Manufacturer:
ON
Quantity:
8 251
Part Number:
MTB60N06HD
Manufacturer:
ON SEMICONDUCTOR
Quantity:
30 000
Part Number:
MTB60N06HDT4
Manufacturer:
ON
Quantity:
25 000
Part Number:
MTB60N06HDT4
Manufacturer:
ON SEMICONDUCTOR
Quantity:
30 000
Part Number:
MTB60N06L3
Manufacturer:
CYS
Quantity:
20 000
Company:
Part Number:
MTB60N06L3
Quantity:
2 178
Company:
Part Number:
MTB60N06L3
Quantity:
2 178
design. The footprint for the semiconductor packages must be
the correct size to ensure proper solder connection interface
function of the drain pad size. These can vary from the
minimum pad size for soldering to a pad size given for
maximum power dissipation. Power dissipation for a surface
mount device is determined by T J(max) , the maximum rated
junction temperature of the die, R JA , the thermal resistance
from the device junction to ambient, and the operating
temperature, T A . Using the values provided on the data sheet,
P D can be calculated as follows:
ratings table on the data sheet. Substituting these values into
the equation for an ambient temperature T A of 25 C, one can
calculate the power dissipation of the device. For a D 2 PAK
device, P D is calculated as follows.
recommended footprint on a glass epoxy printed circuit board
to achieve a power dissipation of 2.5 Watts. There are other
alternatives to achieving higher power dissipation from the
surface mount packages. One is to increase the area of the
drain pad. By increasing the area of the drain pad, the power
MTB60N06HD
8
Surface mount board layout is a critical portion of the total
The power dissipation for a surface mount device is a
The values for the equation are found in the maximum
The 50 C/W for the D 2 PAK package assumes the use of the
INFORMATION FOR USING THE D 2 PAK SURFACE MOUNT PACKAGE
P D = 150 C – 25 C
P D =
RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS
50 C/W
T J(max) – T A
R JA
POWER DISSIPATION FOR A SURFACE MOUNT DEVICE
= 2.5 Watts
0.420
10.66
0.330
8.38
18.79
0.74
between the board and the package. With the correct pad
geometry, the packages will self align when subjected to a
solder reflow process.
dissipation can be increased. Although one can almost double
the power dissipation with this method, one will be giving up
area on the printed circuit board which can defeat the purpose
of using surface mount technology. For example, a graph of
R JA versus drain pad area is shown in Figure 17.
an aluminum core board such as Thermal Clad . Using a
board material such as Thermal Clad, an aluminum core
board, the power dissipation can be doubled using the same
footprint.
Another alternative would be to use a ceramic substrate or
Motorola TMOS Power MOSFET Transistor Device Data
70
60
50
40
30
20
0.14
3.56
0
Figure 17. Thermal Resistance versus Drain Pad
Area for the D 2 PAK Package (Typical)
2
inches
mm
0.065
1.651
2.5 Watts
3.5 Watts
4
A, AREA (SQUARE INCHES)
0.07
1.78
5 Watts
6
Board Material = 0.0625
G–10/FR–4, 2 oz Copper
8
10
12
T A = 25 C
14
16

Related parts for MTB60N06