UPD30121 NEC [NEC], UPD30121 Datasheet - Page 10

• Manufacturer Part Number: UPD30121
• Description: VR4121TM 64-/32-BIT MICROPROCESSOR
• Manufacturer: NEC [NEC]

10
RSTOUT
MEMCS16#
IOCS16#
IOCHRDY
HLDRQ#
HLDACK#
SRAS#/GPIO4
SCAS#/GPIO5
SYSDIR/GPIO6
SPOWER/
GPIO7
RTCX1
RTCX2
CLKX1
CLKX2
FIRCLK
(2) Clock interface signals
Signal
Signal
I/O
O
O
I/O
I/O
I/O
I/O
I/O
I
I
I
O
O
I
I
I
I
This is the 32.768-kHz oscillator’s input pin. It is connected to one side of a crystal resonator.
This is the 32.768-kHz oscillator’s output pin. It is connected to one side of a crystal resonator.
This is the 18.432-MHz oscillator’s input pin. It is connected to one side of a crystal resonator.
This is the 18.432-MHz oscillator’s output pin. It is connected to one side of a crystal resonator.
This is the 48-MHz clock input pin. Fix this at high level when FIR is not used.
This is the system bus reset signal. It is active when the V
(during bus timeout, manipulation of BCUCNTREG1 register, and power-down mode).
This is a dynamic bus sizing request signal. Set this signal as active when system bus memory
accesses data in 16-bit width. This signal is invalid when 32-bit width is selected using LCD/high-speed
system bus.
This is a dynamic bus sizing request signal. Set this signal as active when system bus I/O accesses
data in 16-bit width. This signal is invalid when 32-bit width is selected using LCD/high-speed system
bus.
This is the system bus ready signal. Set this signal as active when the system bus controller is ready to
be accessed by the V
This is a hold request signal for the system bus and DRAM bus that is sent from an external bus master.
This is a hold acknowledge signal for the system bus and DRAM bus that is sent to an external bus
master.
This function differs depending on the type of memory being accessed.
<When accessing DRAM (EDO type)>
<When accessing SDRAM>
This function differs depending on the type of memory being accessed.
<When accessing DRAM (EDO type)>
<When accessing SDRAM>
This function differs depending on the type of memory being accessed.
<When accessing DRAM (EDO type)>
<When accessing SDRAM>
This function differs depending on the type of memory being accessed.
<When accessing DRAM (EDO type)>
<When accessing SDRAM>
This is a general-purpose I/O port.
This is the RAS signal for SDRAM and SROM only.
This is a general-purpose I/O port.
This is the CAS signal for SDRAM and SROM only.
This is a general-purpose I/O port.
This is the direction control signal for the buffer used to reduce the DATA bus's load.
This is a general-purpose I/O port.
This is the SDRAM's power supply control signal.
R
4121.
Data Sheet U14691EJ1V0DS00
Function
Function
R
4121 resets the system bus controller
PD30121
(3/3)