ml6652 Sirenza Microdevices, ml6652 Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/6/613/sirenza_microdevices_sml.jpg)
ml6652
Manufacturer Part Number
ml6652
Description
10/100mbps Ethernet Fiber And Copper Media Converter With Auto-negotiation
Manufacturer
Sirenza Microdevices
Datasheet
1.ML6652.pdf
(28 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ml6652CH
Manufacturer:
ML
Quantity:
5 510
Company:
Part Number:
ml6652CH
Manufacturer:
RFMD
Quantity:
5 000
Part Number:
ml6652CH
Manufacturer:
MICROLINEAR
Quantity:
20 000
Company:
Part Number:
ml6652CH-T
Manufacturer:
RFMD
Quantity:
5 000
Company:
Part Number:
ml6652CM-T
Manufacturer:
RFMD
Quantity:
5 000
Company:
Part Number:
ml6652EH
Manufacturer:
MITSUBISHI
Quantity:
2 000
Part Number:
ml6652EH
Manufacturer:
ML
Quantity:
20 000
12
Pin No. Signal Name
LED STATUS (CONTINUED)
MANAGEMENT INTERFACE
REFERENCE CLOCK
POWER AND GROUND
PIN DESCRIPTIONS (continued)
44
16
17
18
12
15
20
28
34
35
19
23
26
31
2
9
FOANDT
REFCLK
GNDFC
VCCFC
GNDQ
GNDD
GNDB
VCCQ
GNDT
GNDE
GNDL
VCCD
VCCE
VCCL
MDIO
MDC
I / O
O
January 2004
Description
When FOINSPD is in the high impedance state, no 10 or 100Mbps signal at
FOINP/FOINN, the FOANDT LED pulls low while receiving Auto-Negotiation
signal at the FOINP/FOINN interface. When FOINSPD is not in the high
impedance state, the FOANDT pin pulls low to indicate that a data packet is
being detected at the FOINP/FOINN interface. When a data packet is
indicated, the pulse width at FOANDT is stretched to a minimum of 1.3 to
2.7ms to improve visibility. In any other case this pin is in high impedance
state.
Management data TTL compatible input/output pin. Connect to ground if
unused
Management clock TTL input. The maximum frequency can be 12.5MHz
instead of the 2.5MHz limit of IEEE 802.3. Connect to ground if unused
25MHz Reference Clock CMOS input. This clock is used for internal digital
logic, and as a reference for the PLLs.
Ground for the twisted pair driver output stage.
Ground for the equalizer, one PLL and part of the descrambler and twisted pair
driver.
Ground for CMOS noisy circuits.
Ground for the fiber optic LED driver output stage.
Ground for one PLL, part of the scrambler, fiber optic LED driver, and
quantizer.
Ground for the quantizer and central bias.
Ground for part of the central biasing.
Power supply for the equalizer, one PLL and part of the descrambler and
twisted pair driver.
Power supply for CMOS noisy circuits.
Power supply for the fiber optic LED driver output stage.
Power supply for one PLL, part of the scrambler, fiber optic LED driver, and
quantizer.
Power supply for the quantizer and central bias.
Final Datasheet
DS6652-F-02
ML6652