lc89051v Sanyo Semiconductor Corporation, lc89051v Datasheet - Page 13

no-image

lc89051v

Manufacturer Part Number
lc89051v
Description
Digital Audio Interface Receiver
Manufacturer
Sanyo Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LC89051V
Manufacturer:
TI
Quantity:
300
Part Number:
LC89051V
Manufacturer:
SANYO/三洋
Quantity:
20 000
Part Number:
lc89051vD-TLM
Manufacturer:
SANYO/三洋
Quantity:
20 000
Part Number:
lc89051vHC
Manufacturer:
SANYO/三洋
Quantity:
20 000
3. The following output settings can be controlled:
• Channel status (C bit) output
• Subcode Q data output
• Start ID and shortening ID detection for DAT with subcodes
C bit output
• This IC only handles the first 32 bits.
• The flag is fixed at the high level (only when CKSEL is high), and the data format is LSB first.
• Error and update checking is not applied to the data.
• The internal shift register is reset if a PLL lock error occurs.
• Since the channel status information consists of 192 frames, a fixed period must be provided between data readout
Subcode Q output
• Subcode Q can be read out after the fall of the DQSY/LD signal. Also note that the data is updated every time this
• The flag outputs a high when the CRC check passes, and low if the CRC check fails. Besides, the shift clock SCLK
• The bit order is LSB first within each byte of the 80 bits of subcode Q data.
ID detection
• The start ID and shortening ID are only detected when the DAT category code (1100000L) is received.
• These IDs are detected as follows:
• The table below shows the relationship between the sync signal (L
• Output pins
operations.
signal falls. However, this signal will not be output (fall) unless 96-bit subcode Q data (including the CRC check
bits) is input.
is required to be input regardless of the CRC flag status after latch pulse input.
— A low pulse is output from DQSY/LD if a start ID (R
— After this signal, data can be read out from SRDT/DO by inputting the same address value as that used for
the data output.
The output scheme used for SRDT/DO differs depending on the microcontroller interface format selected by
(L
(R
(L
Flags + 80 data bits
Detected ID
0
1
0
): SYNC
): Shortening ID
): Start ID
signal (L
subcode Q data to SWDT/DI.
CKSEL
H
L
0
).
1
fs 192 (ms) < (the interval between data readout operations)
Figure 2
Figure 3
Start ID
Figure 4 User Data for DAT with Subcodes
Format
all H
H
H
L
High open-drain output
Three-state output
Shortening ID
LC89051V
SRDT/DO
all L
H
H
L
0
) or a shortening ID (L
0
), the start ID (R
1
0
) is detected following a sync
), the shortening ID (L
No. 5543-13/15
1
), and

Related parts for lc89051v