h5ps2g43mfp Hynix Semiconductor, h5ps2g43mfp Datasheet - Page 25

no-image

h5ps2g43mfp

Manufacturer Part Number
h5ps2g43mfp
Description
2gb Ddr2 Sdram
Manufacturer
Hynix Semiconductor
Datasheet
Internal write to read command delay
Internal read to precharge command delay
Exit self refresh to a non-read command
Exit self refresh to a read command
Exit precharge power down to any non-read
command
Exit active power down to read command
Exit active power down to read command
(Slow exit, Lower power)
CKE minimum pulse width
(HIGH and LOW pulse width)
ODT turn-on delay
ODT turn-on
ODT turn-on(Power-Down mode)
ODT turn-off delay
ODT turn-off
ODT turn-off (Power-Down mode)
ODT to power down entry latency
ODT power down exit latency
OCD drive mode output delay
Minimum time clocks remains ON after CKE
asynchronously drops LOW
Rev. 0.3 / May 2008
Parameter
tWTR
tRTP
tXSNR
tXSRD
tXP
tXARD
tXARDS
tCKE
tAOND
tAOFD
tAOFPD
tANPD
tAXPD
tOIT
tDelay
tAON
tAONPD
tAOF
Symbol
tIS+tCK(avg)
tAC(min)+2
tRFC + 10
tAC(min)
tAC(min)
tAC(min)
7 - AL
+tIH
min
200
7.5
7.5
2.5
+2
2
3
2
3
8
0
2
DDR2-667
tAC(max)+1
2.5tCK(avg)
tAC(max)+1
2tCK(avg)+
tAC(max)+
tAC(max)
+0.7
max
2.5
0.6
12
+
2
-
-
-
tRFC + 10
tIS+tCK(a
tAC(min)
tAC(min)
tAC(min)
tAC(min)
8 - AL
+tIH
200
min
7.5
7.5
2.5
+2
+2
v)
2
3
2
3
8
0
2
DDR2-800
2.5tCK(avg)+
tAC(max)+1
tAC(max)+1
2tCK(avg)+
tAC(max)
tAC(max)
+0.7
+0.6
max
2.5
12
2
-
-
-
H5PS2G43MFP
H5PS2G83MFP
-Continued-
nCK
nCK
nCK
nCK
nCK
nCK
nCK
nCK
nCK
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
6,16,4
17,43,
Notes
24,32
17,45
3,32
1, 2
32
27
16
45
32
15
1
0
25

Related parts for h5ps2g43mfp