w66910 Winbond Electronics Corp America, w66910 Datasheet - Page 54

• Manufacturer Part Number: w66910
• Description: Te Mode Isdn S/t-controller With Microprocessor Interface
• Manufacturer: Winbond Electronics Corp America

Note: When SRST = 1, the chip is in reset state. Read or write to any of the registers except SRST bit is inhibited at this time.
OPS1-0 Output Phase Delay Compensation Select1-0
These two bits select the output phase delay compensation.
8.1.23 Command/Indication Receive Register
Value after reset: 0FH
SCC S Channel Change
A change in the received 4-bit S channel has been detected. The new code can be read from the SQR register. This bit is cleared
via a read of the SQR register.
ICC Indication Code Change
A change in the received indication code has been detected. The new code can be read from the CIR register. This bit is cleared
by a read of the CIR register.
CODR3-0 Layer 1 Indication Code
Value of the received layer 1 indication code. Note these bits have a buffer size of two.
Note : If S/T layer 1 function is disabled and GCI slave mode is enabled (GMODE = 1 in GCR register), CIR register is used to
receive layer 1 indication code from U transceiver. In this case, SCC bit is not used and the supported indication codes are :
8.1.24 Command/Indication Transmit Register
Value after reset: 0FH
OPS1
SCC
0
0
1
1
7
Indication
Deactivation confirmation
Power up indication
OPS0
ICC
0
1
0
1
6
Effect
No output phase delay compensation
Output phase delay compensation 260ns
Output phase delay compensation 520 ns
Output phase delay compensation 1040 ns
5
Symbol
DC
PU
4
CODR3 CODR2 CODR1 CODR0
3
Code
1111
0111
2
Descriptions
Idle code on GCI interface
U transceiver power up
-54 -
CIR
CIX
1
Read
Read/Write
0
W66910 PCI ISDN S/T-Controller
Address 58H/16H
Publication Release Date:
Address 17H
Data Sheet
Revision 1.0
Feb,2001