k9f1208u0b-h Samsung Semiconductor, Inc., k9f1208u0b-h Datasheet - Page 42

no-image

k9f1208u0b-h

Manufacturer Part Number
k9f1208u0b-h
Description
64m X 8 Bit Nand Flash Memory
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
K9F1208Q0B
K9F1208D0B
K9F1208U0B
RESET
The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random
read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no
longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and
the Status Register is cleared to value C0h when WP is high. Refer to table 5 for device status after reset operation. If the device is
already in reset state a new reset command will not be accepted by the command register. The R/B pin transitions to low for tRST
after the Reset command is written. Refer to Figure 22 below.
Figure 22. RESET Operation
Table5. Device Status
R/B
I/O
0
~
7
Operation Mode
FFh
After Power-up
Read 1
t
RST
42
Waiting for next command
After Reset
FLASH MEMORY
Advance

Related parts for k9f1208u0b-h