mt18jsf25672py-1g1 Micron Semiconductor Products, mt18jsf25672py-1g1 Datasheet - Page 14
![no-image](/images/no-image-200.jpg)
mt18jsf25672py-1g1
Manufacturer Part Number
mt18jsf25672py-1g1
Description
2gb X72, Ecc, Sr 240-pin Ddr3 Sdram Rdimm
Manufacturer
Micron Semiconductor Products
Datasheet
1.MT18JSF25672PY-1G1.pdf
(20 pages)
SM Bus Slave Subaddress Decoding
Figure 3:
PDF: 09005aef8303ca34/Source: 09005aef8303ca7a
JSF18C256x72P.fm - Rev. A 4/08 EN
critical temperature only mode
Alarm window (MAX)
Alarm window (MIN)
comparator mode
EVENT# Pin Functionality
interrupt mode
Critical
EVENT#
EVENT#
EVENT#
The compare mode is similar to the interrupt mode, except EVENT# cannot be reset by
the user and only returns to the logic HIGH state when the temperature falls below the
programmed thresholds.
Critical temperature mode triggers EVENT# only when the temperature has exceeded
the programmed critical trip point. When the critical trip point has been reached, the
temperature sensor goes into comparator mode, and the critical EVENT# cannot be
cleared through software.
The temperature sensor’s physical address differs from the SPD EEPROM’s physical
address: 0011 for A0, A1, A2, and RW# in binary where A2, A1, and A0 are the three slave
subaddress pins and the RW# bit is the READ/WRITE flag.
If the slave base address is fixed for the temperature sensor/SPD EEPROM, then the pins
set the subaddress bits of the slave address, enabling the devices to be located anywhere
within the eight slave address locations. For example, they could be set from 30h to 3Eh.
Temperature
Clears event
Temperature Sensor with Serial Presence-Detect EEPROM
2GB (x72, ECC, SR) 240-Pin DDR3 SDRAM RDIMM
14
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Hysteresis affects
these trip points
©2008 Micron Technology, Inc. All rights reserved
Time