smc256bfd6e STMicroelectronics, smc256bfd6e Datasheet - Page 53

no-image

smc256bfd6e

Manufacturer Part Number
smc256bfd6e
Description
32mbyte, 64mbyte, 128mbyte, 256mbyte, 512mbyte, 1gbyte, 2gbyte, And 4gbyte 3.3/5v Supply Compactflash Card
Manufacturer
STMicroelectronics
Datasheet
SMCxxxBF
9.9.8
9.10
9.10.1
9.10.2
9.10.3
9.10.4
Bit 0 (ERR)
This bit is set when the previous command has ended in some type of error. The bits in the
Error register contain additional information describing the error. In case of read or write
access commands that end with an error, the address of the first sector with an error is in
the command block registers. This bit is cleared by the next command.
Table 45.
Device Control Register
The Device COntrol register is located at address 3F6h [376h], offset Eh.
This Write-only register is used to control the CompactFlash Memory Card interrupt request
and to issue an ATA soft reset to the Card. This register can be written even if the device is
BUSY. The bits are defined as follows:
Bit 7 to 3
Don’t care. The host should reset this bit to ‘0’.
Bit 2 (SW Rst)
This bit is set to 1 in order to force the CompactFlash Storage Card to perform an AT Disk
controller Soft Reset operation. This clears Status Register and writes Diagnostic Code in
Error register after a Write or Read Sector error. The Card remains in Reset until this bit is
reset to ‘0.’
Bit 1 (–IEn)
When the Interrupt Enable bit is set to ‘0’, –IREQ interrupts are enabled. When the bit is set
to ‘1’, interrupts from the Card are disabled. This bit also controls the Int bit in the Card
Configuration and Status Register. It is set to ‘0’ at Power On.
Bit 0
This bit is set to ‘0’.
Table 46.
BUSY
X(0)
D7
D7
Status & Alternate Status Register
Device Control Register
RDY
X(0)
D6
D6
DWF
X(0)
D5
D5
DSC
X(0)
D4
D4
DRQ
X(0)
D3
D3
SW Rst
CORR
D2
D2
–IEn
CF-ATA registers
D1
D1
0
ERR
D0
D0
0
53/91

Related parts for smc256bfd6e