s71vs064rb0 Meet Spansion Inc., s71vs064rb0 Datasheet
s71vs064rb0
Available stocks
Related parts for s71vs064rb0
s71vs064rb0 Summary of contents
Page 1
S71VS/XS-R Memory Subsystem Solutions ® MirrorBit 1.8 Volt-only Simultaneous Read/Write, Burst Mode Multiplexed Flash Memory and Burst Mode pSRAM 256/128/64 Mb (16/8 16-bit) Flash, 128/64/32 Mb (8/4 16-bit) pSRAM Data Sheet Notice to Readers: This document ...
Page 2
Notice On Data Sheet Designations Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all ...
Page 3
... Operating Temperature – Wireless, –25°C to +85°C pSRAM Density 128 Mb 128 Mb Publication Identification Number S29VS_XS-R_00 S29VS_XS-R_00 pSRAM_39 muxpsram_15 CustComspec_01 Issue Date January 26, 2009 Product S71VS064RB0 S71VS128RC0 S71VS256RC0 S71VS256RD0 S71XS256RD0 ...
Page 4
Ordering Information The order number is formed by a valid combinations of the following: S71VS 256 Packing Type 0 = Tray 2 ...
Page 5
... Valid Combinations Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations. Base Ordering Part Number Package S71VS064RB0 AHT S71VS128RC0 AHK S71VS128RC0 ZHK S71VS256RC0 S71VS256RD0 ...
Page 6
Input/Output Descriptions Table 2.1 identifies the input and output package connections provided on the device. Symbol AMAX – A16 Address inputs A/DQ15-A/DQ0 Multiplexed Address/Data OE# Output Enable input. Asynchronous relative to CLK for the Burst mode. WE# Write Enable ...
Page 7
MCP Block Diagram F-RST# F-VPP F-RDY/R-WAIT F-CE# OE# WE# AVD# VSS, VSSQ R-UB# R-LB# R-CE# January 26, 2009 S71VS_XS-R_00_05 Figure 3.1 S71VS-R MCP Block Diagram RST# A/DQ15-A/DQ0 MUX VPP RDY ...
Page 8
F-RST# F-VPP F-RDY/R-WAIT F-CE# OE# WE# AVD# VSS R-UB# R-LB# R-CE Figure 3.2 S71XS-R MCP Block Diagram Amax-A16 (no connect) RST# FLASH VPP RDY MEMORY CE# OE# XS-R WE# (AADM) ...
Page 9
Connection Diagrams/Physical Dimensions This section contains the I/O designations and package specifications for the S71VS-R. 4.1 Special Handling Instructions for FBGA Packages Special handling is required for Flash Memory products in FBGA packages. Flash memory devices in FBGA packages ...
Page 10
... Notes 1. Addresses are shared between Flash and RAM depending on the density of the pSRAM and V must be connected together. SS SSQ MCP S71VS064RB0 S71VS128RC0 S71VS256RC0 S71VS256RD0 Figure 4.2 S71VS-R 52-ball Fine-Pitch Ball Grid Array (Top View, Balls Facing Down) ...
Page 11
F-RDY/ R-WAIT E VCCQ F VSS G A/DQ15 MCP S71XS256RD0 January 26, 2009 S71VS_XS-R_00_05 Figure 4.3 S71XS-R ...
Page 12
Physical Dimensions 0.10 C (2X) INDEX MARK PIN A1 CORNER 56X 0. PACKAGE NLB 056 JEDEC N 9. 8.00 mm PACKAGE SYMBOL MIN NOM A ...
Page 13
PACKAGE NSD 056 JEDEC N 7. 6.20 mm PACKAGE SYMBOL MIN NOM A --- --- A1 0.20 --- A2 0.85 --- D 7.70 BSC. E 6.20 BSC. D1 6.50 BSC. E1 4.50 BSC ...
Page 14
PACKAGE JEDEC 7. 6.20 mm SYMBOL MIN A 0.80 A1 0. Øb 0. ...
Page 15
PACKAGE RSB 052 JEDEC 7. 5.00 mm PACKAGE SYMBOL MIN A 0.80 A1 0.18 A2 0.62 D 7.50 BSC E 5.00 BSC D1 4.50 BSC E1 2.50 BSC Ø b 0.25 e ...
Page 16
... Revision History Section Revision 01 (August 25, 2008) Initial release Revision 02 (November 4, 2008) Global Added OPNs S71VS064RB0AHT00/04/80/84 Connection Diagrams Added S71VS-R 52-ball connection diagram Physical Dimensions Added RSB052 General Description Changed 128 Mb Mux pSRAM PID from TBD to pSRAM_39 Revision 03 (November 10, 2008) General Description ...
Page 17
Colophon The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated ...