s72ns512pe0kfdgg Meet Spansion Inc., s72ns512pe0kfdgg Datasheet
s72ns512pe0kfdgg
Related parts for s72ns512pe0kfdgg
s72ns512pe0kfdgg Summary of contents
Page 1
S72NS-P MCP/PoP Memory System Solutions ® MirrorBit Flash Memory and DRAM 128/256/512 Mb (8/16/ bit), 1.8 Volt-only, Multiplexed Simultaneous Read/Write, Burst Mode Flash Memory 128/256 Mb (8/ bit) DDR DRAM on Split Bus Data ...
Page 2
Notice On Data Sheet Designations Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all ...
Page 3
S72NS-P MCP/PoP Memory System Solutions ® MirrorBit Flash Memory and DRAM 128/256/512 Mb (8/16/ bit), 1.8 Volt-only, Multiplexed Simultaneous Read/Write, Burst Mode Flash Memory 128/256 Mb (8/ bit) DDR DRAM on Split Bus Data ...
Page 4
... Device OPN S72NS128PD0AJBGG S72NS128PD0AJBGC S72NS128PD0AHBLG S72NS128PD0AHBLC S72NS256PD0AJBGG S72NS256PD0AJBGC S72NS256PD0AJBLG S72NS256PD0AJBLC S72NS512PD0AJGGG S72NS512PD0AJGGC S72NS512PD0AJGLG S72NS512PD0AHGLG S72NS512PD0AJGLC S72NS512PE0AJGLG S72NS512PE0AJGLC S72NS512PE0KFDGG S72NS512PE0KFDG0 Flash DDR DRAM Flash Speed DDR DRAM Density Density (MHz) Speed (MHz 128 Mb ...
Page 5
Product Block Diagram F-RST# F-ACC F-WP# F-CE# F-OE# F-WE# AVD# F-V SS F2-CE# D-RAS# D-CAS# D-BA0 D-BA1 D-CKE D-WE# D-CE# D-Amax - D-A0 D-V CC D-V CCQ Notes: 1. Amax ...
Page 6
Connection Diagrams DNU DNU D-VSSQ B DNU D-VSS D-DQ13 C D-VCC D-DQ15 D-DQ14 D RFU A24 A22 A17 F A23 A19 A18 G F-CE# F-WP# F-WE# H F-ACC F-VCC F-CLK J A16 ...
Page 7
D-DQ1 D-VSS B NC D-VCCQ D-DQ0 D-VCC C D-VSSQ D-DQ2 D D-DQ3 D-DQ4 E D-DQ5 D-VCCQ F D-VSSQ D-DQ6 G D-DQ7 D-DQS0 H D-DM0 ...
Page 8
Input/Output Descriptions Signal Amax – A16 Flash Address inputs ADQ15 – ADQ0 Flash multiplexed Address and Data F-CE# Flash Chip-enable input. Asynchronous relative to CLK for Burst Mode F-OE# Flash Output Enable input. Asynchronous relative to CLK for Burst ...
Page 9
Ordering Information The order number (Valid Combination) is formed by the following: S72NS 256 Code Flash Product Density Process Family (Mb) Technology 128 S72NS 256 512 ...
Page 10
Physical Dimensions 6.1 NLC133—133-ball Fine-Pitch Ball Grid Array (FBGA) 11.0 x 10.0 mm PACKAGE NLC 133 JEDEC N 11 10.00 mm PACKAGE SYMBOL MIN NOM A 0.90 1.00 A1 0.20 0.25 A2 0.70 0.76 ...
Page 11
6.2 NSC133—133-ball Fine-Pitch Ball Grid Array (FBGA) 8.0 x 8.0 mm PACKAGE NSC 133 JEDEC N 8. 8.00 mm PACKAGE SYMBOL MIN NOM A 0.90 1.00 ...
Page 12
DLA128—128-ball Fine-Pitch Ball Grid Array (FBGA) 12.0 x 12.0 mm PACKAGE JEDEC 12. 12.00 mm PACKAGE SYMBOL MIN A --- A1 0.35 A2 0.49 D 12.00 BSC. E 12.00 BSC. D1 11.05 BSC. E1 ...
Page 13
Revision History Section Revision 01 (September 6, 2006) Initial release Revision 02 (March 15, 2007) Removed PoP option, including OPNs, valid combinations, connection diagrams and package Global drawings General Description Added DRAM Type 5 option for 256Mb DDR DRAM ...
Page 14
Colophon The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, ...