s71ns032ja0 Meet Spansion Inc., s71ns032ja0 Datasheet
s71ns032ja0
Available stocks
Related parts for s71ns032ja0
s71ns032ja0 Summary of contents
Page 1
S71NS-J Stacked Multi-Chip Product (MCP) 110 nm CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Multiplexed Flash Memory with pSRAM Data Sheet (Advance Information) Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Each ...
Page 2
Notice On Data Sheet Designations Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all ...
Page 3
... Zero latency between read and write operations Package – 56-ball Very Thin FBGA Flash pSRAM pSRAM Type S29NS032J 16 Mb Mux pSRAM 2 S29NS032J 8 Mb Mux pSRAM 1 Document S29NS-J Revision 03 pSRAM Read OPN Asynchronous only S71NS032JA0BJWRT Asynchronous only S71NS032J80BJWRA Publication Identification Number S29NS-J_00 muxpsram_06 muxpsram_05 Issue Date October 10, 2006 ...
Page 4
... MCP Block Diagram AVD# Note: A19 is shared for S71NS032JA0, but flash only for S71NS032J80 VCC VCCQ RESET# ACC Flash CE# Memory OE# WE# CLK A19-A16 A20 VSS VCC VSSQ LB# pSRAM UB# CRE CS# VSS VSSQ S71NS RDY A/DQ15 – ...
Page 5
... Connection Diagram F-RDY/ R-WAIT E VCCQ F VSS G A/DQ15 MCP S71NS032JA0 S71NS032J80 S71NS-J_00_03 October 10, 2006 ( RFU R-LB# R-UB# A21 VSS CLK VCC WE# F-ACC A16 A20 AVD# ...
Page 6
Input/Output Descriptions Signal R-UB# pSRAM Upper Byte Control R-LB# pSRAM Lower Byte Control A21–A16 Address Inputs ADQ15–ADQ0 Multiplexed Address/Data input/output R-CE# pSRAM Chip Select Input F-CE# Flash Chip Enable Input. Asynchronous relative to CLK for the Burst mode. OE# ...
Page 7
Ordering Information The order number (Valid Combination) is formed by the following: S71NS 032 J DEVICE FAMILY S71NS = Stacked Multi-Chip Product, Simultaneous Read/Write, Burst Mode Flash Memory with Multiplexed ...
Page 8
Physical Dimensions 5.1 NLB056—56-Ball Very Thin Fine Pitch Ball Grid Array (FBGA) 9.2 x 8.0 mm Package 0.10 C (2X) INDEX MARK PIN A1 CORNER 56X 0. PACKAGE NLB 056 ...
Page 9
... Revision History 6.1 Revision 01 (March 2, 2006) Initial release. 6.2 Revision 02 (April 21, 2006) Added the S71NS032JA0 Updated the MCP Block Diagram Updated the Connection Diagram notes Updated the Input/Output Descriptions 6.3 Revision 03 (October 10, 2006) Added the S71NS032J80 Removed the S71NS064JA0 Colophon ...