zl50022 Zarlink Semiconductor, zl50022 Datasheet - Page 68

• Manufacturer Part Number: zl50022
• Description: Enhanced 4 K Digital Switch With Stratum 4e Dpll
• Manufacturer: Zarlink Semiconductor

Note: The default value is ±56 ppm (’h099F/CFN = 56 ppm).
15 - 13
External Read/Write Address: 0048
External Read/Write Address: 0049
Reset Value: 2C00
15 - 0
Reset Value: 099F
12 - 0
Bit
Bit
LDI
15
15
15
0
LDI
14
14
14
0
SRL12 - 0
LDI15 - 0
Unused
Name
Name
H
H
LDI
13
13
13
(see Note)
0
SRL
Lock Detector Interval Bits
The binary value of these bits defines the time interval that the output phase detector
must be below the lock detect threshold to declare lock. Unsigned representation of the
LDI bits is defined in 4 ms intervals.
Reserved
In normal functional mode, these bits MUST be set to zero.
Slew Rate Limit Bits
The binary value of these bits defines the maximum rate of DPLL phase change (phase
slope), where the phase represents difference between the input reference and output
feedback clock. Defined in same units as CFN (unsigned).
LDI
12
12
12
12
Table 34 - Lock Detector Interval Register (LDIR) Bits
H
H
Table 35 - Slew Rate Limit Register (SRLR) Bits
SRL
LDI
11
11
11
11
SRL
LDI
10
10
10
10
SRL
LDI
9
9
9
9
Zarlink Semiconductor Inc.
ZL50022
SRL
LDI
8
8
8
8
68
SRL
LDI
7
7
7
7
Description
Description
SRL
LDI
6
6
6
6
SRL
LDI
5
5
5
5
SRL
LDI
4
4
4
4
SRL
LDI
3
3
3
3
SRL
LDI
2
2
2
2
Data Sheet
SRL
LDI
1
1
1
1
SRL
LDI
0
0
0
0