zl50022 Zarlink Semiconductor, zl50022 Datasheet - Page 47
![no-image](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_sml.jpg)
zl50022
Manufacturer Part Number
zl50022
Description
Enhanced 4 K Digital Switch With Stratum 4e Dpll
Manufacturer
Zarlink Semiconductor
Datasheet
1.ZL50022.pdf
(121 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
zl50022QCC
Manufacturer:
ZARLINK
Quantity:
7
Company:
Part Number:
zl50022QCG1
Manufacturer:
Zarlink
Quantity:
12
•
•
17.1
The recommended power-up sequence is for the V
power-up of the V
as V
17.2
Upon power up, the ZL50022 should be initialized as follows:
•
•
•
•
•
•
•
•
Note: If an external oscillator is used, the waiting time is 500 µs. Without the external oscillator, if CKi is
16.384 MHz, the waiting time is 500 µs; if CKi is 8.192 MHz, the waiting time is 1 ms; if CKi is 4.096 MHz, the
waiting time is 2 ms.
17.3
In addition to the hardware reset from the RESET pin, the device can also be reset by using software reset. There
are two software reset bits in the Software Reset Register (SRR). SRSTDPLL (bit 0) is used to reset the DPLL while
SRSTSW (bit 1) resets the rest of the switch.
18.0
The ZL50022 has one Bit Error Rate (BER) transmitter and one BER receiver for each pair of input and output
streams, resulting in 32 transmitters connected to the output streams and 32 receivers associated with the input
streams. Each transmitter can generate a BER sequence with a pattern of 2
Each transmitter can start at any location on the stream and will last for a minimum of 1 channel to a maximum of 1
frame time (125 µs). The BER receivers and transmitters are enabled by programming the RBEREN (bit 5) and
TBEREN (bit 4) in the IMS register. In order to save power, the 32 transmitters and/or receivers can be disabled.
(This is the default state.)
Multiple connection memory locations can be programmed for BER tests such that the BER patterns can be
transmitted for multiple consecutive output channels. If consecutive input channels are not selected, the BER
receiver will not compare the bit patterns correctly. The number of output channels which the BER pattern occupies
has to be the same as the number of channels defined in the BER Length Register (BRLR) which defines how
many BER channels are to be monitored by the BER receiver.
For each input stream, there is a set of registers for the BER test. The registers are as follows:
•
preloads all internal registers with their default values (refer to the individual registers for default values)
clears all internal counters
Set the ODE pin to low to disable the STio0 - 31 outputs and to drive STOHZ0 - 15 to high
Set the TRST pin to low to disable the JTAG TAP controller
Reset the device by pulsing the RESET pin to zero for longer than 1 µs
After releasing the RESET pin from low to high, wait for a certain period of time (see Note below) for the
device to stabilize from the power down state before the first microprocessor port access can occur
Program CKIN1 - 0 (bit 6 -5) in the Control Register (CR) to define the frequency of the CKi and FPi inputs
Wait at least 500 µs prior to the next microport access (see Note below)
Use the block programming mode to initialize the connection memory
Release the ODE pin from low to high after the connection memory is programmed
BER Receiver Control Register (BRCR) - ST[n]CBER (bit 1) is used to clear the Bit Receiver Error Register
(BRER). ST[n]SBER (bit 0) is used to enable the per-stream BER receiver.
DD_IO
Power-up Sequence
Device Initialization on Reset
Software Reset
Pseudo-random Bit Generation and Error Detection
, but should not “lead” the V
DD_CORE
supply (normally +1.8 V). The V
DD_IO
supply by more than 0.3 V.
Zarlink Semiconductor Inc.
ZL50022
DD_IO
47
supply (normally +3.3 V) to be established before the
DD_CORE
supply may be powered up at the same time
15
-1 pseudo-random code (ITU O.151).
Data Sheet