mt8980dpr1 Zarlink Semiconductor, mt8980dpr1 Datasheet - Page 5

• Manufacturer Part Number: mt8980dpr1
• Description: 256 X 256 Channels 8 Tdm Streams At 2.048 Mbps Non-blocking Digital Switch Dx
• Manufacturer: Zarlink Semiconductor

Software Control
The address lines on the Control Interface give access to the Control Register directly or, depending on the
contents of the Control Register, to the High or Low sections of the Connection Memory or to the Data Memory.
If address line A5 is low, then the Control Register is addressed regardless of the other address lines (see Fig. 3). If
A5 is high, then the address lines A4-A0 select the memory location corresponding to channel 0-31 for the memory
and stream selected in the Control Register.
The data in the Control Register consists of mode control bits, memory select bits, and stream address bits (see
Fig. 4). The memory select bits allow the Connection Memory High or Low or the Data Memory to be chosen, and
the stream address bits define one of the ST-BUS input or output streams.
* Writing to the Control Register is the only fast transaction.
†
A5
Memory and stream are specified by the contents of the Control Register.
0
1
1
1
•
•
•
A4
X
0
0
1
•
•
•
A3
X
0
0
1
•
•
•
A2
X
0
0
1
•
•
•
A1
X
0
0
1
•
•
•
Figure 3 - Address Memory Map
A0
X
0
1
1
•
•
•
Zarlink Semiconductor Inc.
MT8980D
HEX ADDRESS
00 - 1F
5
3F
20
21
•
•
•
Control Register *
LOCATION
Channel 31
Channel 0
Channel 1
•
•
•
†
†
†
Data Sheet