ml87v3116 Oki Semiconductor, ml87v3116 Datasheet - Page 13

• Manufacturer Part Number: ml87v3116
• Description: Display Controller With Built-in Display Memory And Jpeg
• Manufacturer: Oki Semiconductor

OKI Semiconductor
• CP
• LDP1-4
• HST1, 2
• FDP1-3
• FIDF
• DISP
Set the pulse phases of the “HST1, 2” and “LDP1-4” signals using an internal, virtual horizontal synchronous
signal as a reference.
The “FDP1-3” signals are synchronized with this virtual horizontal synchronous signal. Set the pulse phases of
the “FDP1-3” signals using an internal, virtual vertical synchronous signal as a reference.
Set the horizontal and vertical effective periods of output data in the same manner.
These settings can be changed in the TFT-LCD mode. However, the values set are held even after switching to
the TV mode; thus, display can be performed in the original state when returning to the TFT-LCD mode again.
The “LDP2-4,” “HST1, 2” and “FDP2-3” signals can be used as GPIOs if they are not used as synchronous
signals.
: Data clock
: Line drive pulse (4 types)
: Horizontal start signal (2 types)
: Frame drive pulse (3 types)
: Current-alternating drive signal, or field ID signal
: Display enable signal
The polarity of CP can be selected.
The pulse cycle is common to LDP1-4, and the pulse width, pulse phase and pulse polarity
can be specified in units of the number of CP clocks.
When in the TV mode, LDP1 is automatically set and used as a HSYNC.
The pulse width is 1 CP clock, and the pulse cycle (common to two types), pulse phase and
pulse polarity can be specified.
The frame cycle (common to 3 types), pulse width, pulse phase and pulse polarity can be
specified in units of the number of lines.
By ANDing FDP2 with LDP4, a frame cycle pulse with a pulse width narrower than one
line can be set.
By ORing FDP3 with FDP2, a drive pulse can be set twice in one frame.
When in the TV mode, FDP1 is automatically set and used as a VSYNC.
A signal that inverts for each frame, or a signal that inverts for each number of specified
lines. In the latter case, the logic at the beginning of a frame is inverted for each frame.
When in the TV mode, FIDF is automatically set so as to invert for each frame, and used as
a field ID signal.
A signal that specifies display ON/OFF
PEDL87V3116-02
ML87V3116
13/47