spl505yc256bst SpectraLinear Inc, spl505yc256bst Datasheet - Page 5

• Manufacturer Part Number: spl505yc256bst
• Description: Clock Generator For Intel Bearlake Chipset
• Manufacturer: SpectraLinear Inc

Rev 1.4 March 21, 2007
Table 3. Block Read and Block Write Protocol
Table 4. Byte Read and Byte Write Protocol
Control Registers
Byte 0: Control Register 0
Bit
27:20
36:29
45:38
27:20
18:11
18:11
8:2
8:2
Bit
Bit
10
19
28
37
46
....
....
....
....
10
19
28
29
1
9
1
9
Start
Slave address–7 bits
Write
Acknowledge from slave
Command Code–8 bits
Acknowledge from slave
Byte Count–8 bits
(Skip this step if I
Acknowledge from slave
Data byte 1–8 bits
Acknowledge from slave
Data byte 2–8 bits
Acknowledge from slave
Data Byte/Slave Acknowledges
Data Byte N–8 bits
Acknowledge from slave
Stop
Start
Slave address–7 bits
Write
Acknowledge from slave
Command Code–8 bits
Acknowledge from slave
Data byte–8 bits
Acknowledge from slave
Stop
@Pup
Block Write Protocol
Byte Write Protocol
2
C_EN bit set)
Description
Description
Name
27:21
37:30
46:39
55:48
18:11
27:21
18:11
37:30
8:2
Bit
10
19
20
28
29
38
47
56
....
....
....
....
Bit
8:2
10
19
20
28
29
38
39
1
9
1
9
Start
Slave address–7 bits
Write
Acknowledge from slave
Command Code–8 bits
Acknowledge from slave
Repeat start
Slave address–7 bits
Read = 1
Acknowledge from slave
Byte Count from slave–8 bits
Acknowledge
Data byte 1 from slave–8 bits
Acknowledge
Data byte 2 from slave–8 bits
Acknowledge
Data bytes from slave/Acknowledge
Data Byte N from slave–8 bits
NOT Acknowledge
Stop
Start
Slave address–7 bits
Write
Acknowledge from slave
Command Code–8 bits
Acknowledge from slave
Repeated start
Slave address–7 bits
Read
Acknowledge from slave
Data from slave–8 bits
NOT Acknowledge
Stop
Description
Block Read Protocol
Byte Read Protocol
SPL505YC256BT/
SPL505YC256BS
Description
Description
Page 5 of 27