ak4113 AKM Semiconductor, Inc., ak4113 Datasheet - Page 26

no-image

ak4113

Manufacturer Part Number
ak4113
Description
192khz 24bit Dir With 6 1 Selector
Manufacturer
AKM Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak4113VF
Manufacturer:
AKM
Quantity:
20 000
Company:
Part Number:
ak4113VF
Quantity:
1 900
Part Number:
ak4113VF-E2
Manufacturer:
AKM
Quantity:
20 000
Part Number:
ak4113VFP-E2
Manufacturer:
AKM Semiconductor Inc
Quantity:
1 877
ASAHI KASEI
1. Parallel control mode
In parallel control mode, the INT0 pin outputs the ORed signal between UNLCK and PAR. The INT1 pin outputs the
ORed signal between AUTO and AUDION. Once INT0 goes ”H”, it maintains “H” for 1024/fs cycles after the all error
events are removed. Table 14 shows the state of each output pins when the INT0/1 pin is “H”.
Note 13. INT1 pin outputs “L” or “H” in accordance with the ORed signal between AUTO and AUDION.
Note 14. INT0 pin outputs “L” or “H” in accordance with the ORed signal between UNLCK and PAR.
Note 15. SDTO pin outputs “L”, “Previous Data” or “Normal Data” in accordance with the ORed signal between
Note 16. V pin outputs “L” or “Normal operation” in accordance with the ORed signal between PAR and UNCLK.
2. Serial control mode
In serial control mode, the INT1 and INT0 pins output an ORed signal based on the above nine interrupt events. When
masked, the interrupt event does not affect the operation of the INT1-0 pins (the masks do not affect the registers in 07H
and DAT bit). Once the INT0 pin goes to “H”, it remains “H” for 1024/fs (this value can be changed with the EFH1-0
bits) after all events not masked by mask bits are cleared. INT1 pin immediately goes to “L” when those events are
cleared.
UNLCK, PAR, AUTO, AUDION and V bits in Address=07H indicate the interrupt status events above in real time. Once
QINT, CINT and DAT bits goes to “1”, it stays “1” until the register is read.
When the AK4113 loses lock, the channel status bit, user bit, Pc and Pd are initialized. In this initial state, INT0 pin
outputs the ORed signal between UNLCK and PAR bits. INT1 pin outputs the ORed signal between AUTO and
AUDION bits.
MS0349-E-02
UNLCK
1
0
0
x
x
x
UNLCK and PAR.
PAR
UNLCK
x
1
0
x
x
x
1
0
x
Event
AUTO
Table 14. Error Handling in parallel control mode (x: Don’t care)
Table 15. Error Handling in serial control mode (x: Don’t care)
x
x
x
1
x
0
Event
PAR
x
1
x
AUDION
x
x
x
x
1
0
Others
x
x
x
Note 14
INT0
“H”
“L”
- 26 -
Previous Data
Output
SDTO
Note 13
INT1
“L”
“H”
“L”
Previous Data
Pin
Note 15
Output
SDTO
Output
Output
Pin
“L”
“L”
V
Note 16
Output
Output
Output
Output
Output
“L”
TX
V
[AK4113]
2005/08

Related parts for ak4113