bs62lv2001ti Brillance Semiconductor, bs62lv2001ti Datasheet - Page 2
![no-image](/images/no-image-200.jpg)
bs62lv2001ti
Manufacturer Part Number
bs62lv2001ti
Description
Very Power/voltage Cmos Sram 256k
Manufacturer
Brillance Semiconductor
Datasheet
1.BS62LV2001TI.pdf
(10 pages)
R0201-BS62LV2001
R0201-BS62LV2001
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
A0-A17 Address Input
CE1 Chip Enable 1 Input
CE2 Chip Enable 2 Input
WE Write Enable Input
OE Output Enable Input
DQ0 – DQ7 Data Input/Output
Ports
Vcc
Gnd
TRUTH TABLE
ABSOLUTE MAXIMUM RATINGS
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these
or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
reliability.
PIN DESCRIPTIONS
Output Disabled
SYMBOL
V
T
T
P
I
(Power Down)
OUT
Not selected
BIAS
STG
TERM
T
MODE
Read
Write
BSI
Terminal Voltage with
Respect to GND
Temperature Under Bias
Storage Temperature
Power Dissipation
DC Output Current
Name
PARAMETER
WE
X
X
H
H
L
CE1
H
X
L
L
L
-40 to +125
-60 to +150
RATING
Vcc+0.5
These 18 address inputs select one of the 262,144 x 8-bit words in the RAM
CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when
data read from or write to the device. If either chip enable is not active, the device is
deselected and is in a standby power mode. The DQ pins will be in the high
impedance state when the device is deselected.
The write enable input is active LOW and controls read and write operations. With the
chip selected, when WE is HIGH and OE is LOW, output data will be present on the
DQ pins; when WE is LOW, the data present on the DQ pins will be written into the
selected memory location.
The output enable input is active LOW. If the output enable is active while the chip is
selected and the write enable is inactive, data will be present on the DQ pins and they
will be enabled. The DQ pins will be in the high impedance state when OE is inactive.
These 8 bi-directional ports are used to read data from or write data into the RAM.
Power Supply
Ground
-0.5 to
1.0
(1)
20
CE2
X
H
H
H
L
UNITS
mA
O
O
W
V
C
C
2
OE
H
X
X
X
L
1. This parameter is guaranteed and not tested.
SYMBOL
OPERATING RANGE
CAPACITANCE
C
C
Commercial
DQ
IN
RANGE
Industrial
Function
I/O OPERATION
Input
Capacitance
Input/Output
Capacitance
PARAMETER
High Z
High Z
D
D
OUT
IN
TEMPERATURE
-40
(1)
0
O
AMBIENT
O
(TA = 25
C to +70
C to +85
CONDITIONS
BS62LV2001
V
V
I/O
IN
=0V
O
=0V
O
C
o
C
C, f = 1.0 MHz)
Vcc CURRENT
I
CCSB
MAX.
2.4V ~ 5.5V
2.4V ~ 5.5V
I
I
I
6
8
, I
CC
CC
CC
Revision 2.5
April 2002
CCSB1
Vcc
UNIT
pF
pF