xr20m1170 Exar Corporation, xr20m1170 Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr20m1170
Manufacturer Part Number
xr20m1170
Description
I2c/spi Uart With 64-byte Fifo
Manufacturer
Exar Corporation
Datasheet
1.XR20M1170.pdf
(60 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr20m1170BF244
Manufacturer:
XR
Quantity:
20 000
Company:
Part Number:
xr20m1170IG16-F
Manufacturer:
Exar
Quantity:
252
Part Number:
xr20m1170IG16-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr20m1170IG16TR-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr20m1170IG24-F
Manufacturer:
ADI
Quantity:
542
Part Number:
xr20m1170IG24-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr20m1170IL16-F
Manufacturer:
EXAR
Quantity:
2 243
Part Number:
xr20m1170IL16-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr20m1170IL24-F
Manufacturer:
EXAR
Quantity:
865
XR20M1170
I2C/SPI UART WITH 64-BYTE FIFO
MCR[7]: Clock Prescaler Select (requires EFR bit-4=1 to write to this bit)
•
•
This register provides the status of data transfers between the UART and the host.
LSR[0]: Receive Data Ready Indicator
•
•
LSR[1]: Receiver Overrun Error Flag
•
•
LSR[2]: Receive Data Parity Error Tag
•
•
LSR[3]: Receive Data Framing Error Tag
•
•
LSR[4]: Receive Break Error Tag
•
•
LSR[5]: Transmit Holding Register Empty Flag
This bit is the Transmit Holding Register Empty indicator. The THR bit is set to a logic 1 when the last data byte
is transferred from the transmit holding register to the transmit shift register. The bit is reset to logic 0
concurrently with the data loading to the transmit holding register by the host. In the FIFO mode this bit is set
when the transmit FIFO is empty, it is cleared when the transmit FIFO contains at least 1 byte.
LSR[6]: THR and TSR Empty Flag
This bit is set to a logic 1 whenever the transmitter goes idle. It is set to logic 0 whenever either the THR or
TSR contains a data character. In the FIFO mode this bit is set to a logic 1 whenever the transmit FIFO and
transmit shift register are both empty.
4.8
Logic 0 = Divide by one. The input clock from the crystal or external clock is fed directly to the Programmable
Baud Rate Generator without further modification, i.e., divide by one (default).
Logic 1 = Divide by four. The prescaler divides the input clock from the crystal or external clock by four and
feeds it to the Programmable Baud Rate Generator, hence, data rates become one forth.
Logic 0 = No data in receive holding register or FIFO (default).
Logic 1 = Data has been received and is saved in the receive holding register or FIFO.
Logic 0 = No overrun error (default).
Logic 1 = Overrun error. A data overrun error condition occurred in the receive shift register. This happens
when additional data arrives while the FIFO is full. In this case the previous data in the receive shift register
is overwritten. Note that under this condition the data byte in the receive shift register is not transferred into
the FIFO, therefore the data in the FIFO is not corrupted by the error.
Logic 0 = No parity error (default).
Logic 1 = Parity error. The receive character in RHR does not have correct parity information and is suspect.
This error is associated with the character available for reading in RHR.
Logic 0 = No framing error (default).
Logic 1 = Framing error. The receive character did not have a valid stop bit(s). This error is associated with
the character available for reading in RHR.
Logic 0 = No break condition (default).
Logic 1 = The receiver received a break signal (RX was LOW for at least one character frame time). In the
FIFO mode, only one break character is loaded into the FIFO.
Line Status Register (LSR) - Read Only
34
REV. 1.0.0